### ADALAB (tm) HARDWARE MANUAL

### By Paul K. Warme

# Соруг 1981

| 3 (                        | Versatile Interface Adapter Data Sheets  |
|----------------------------|--|
| 3                          | FIGURES 1 AND 2  |
| 36<br>36<br>37<br>38<br>38 | TABLE VII: User 6522 Interrupt Control   |
| . 5                        | TABLE VI: User 6522 Peripheral Control Register  |
| , C                        | TABLE V: User 6522 Auxiliary Control Register  |
| , C                        | TABLE IV: User 6522 Addresses and Functions  |
| 36                         | TABLE III: Dedicated 6522 Addresses and Functions  |
|                            | TABLE II: A/D and D/A Converter Digital Codes  |
| 58                         | TABLE I: Cable and Self-Test Adapter Connections   |
| 82                         | 20011090000 xotock them alen to a  |
|                            | Real-Time Clock and Timer Connections and Interfacing  |
| 56                         | Keal-Time Clock and Timer Coppeditions and Intelfacing   |
| 7 4                        | Real-Time Clock and Timer Programming Considerations   |
| 24                         | Theory of Operation<br>Real-Time Clock and Timer Specifications  |
| 22                         | The reserve the re |
| 22                         | THE BEAL-TIME CLOCK AND COUNTER/TIMERS   |
|                            | Current Same ale that fits   |
| 8 T                        | Digital I/O Programming Considerations   |
| LT                         | Digital I/O Specifications   |
| ĹΪ                         | Theory of Operation  |
| ŽΪ                         | DIGITAL (PARALLEL) INPUT AND OUTPUT  |
|                            |  |
| 9 T                        | D/A Connections and Interfacing  |
| ÞĪ                         | D/A Converter Programming Considerations   |
| ΣŢ                         | D/A Converter Specifications   |
|                            | Theory of Operation  |
| 13<br>13                   | THE DIGITAL TO ANALOG CONVERTER  |
| ει                         |  |
| 7 T                        | A/D Converter Connections and Interfacing  |
| 12                         | A/D Converter Programming Considerations   |
| 6                          | A/D Converter Specifications   |
| 8                          | Theory of Operation  |
| 8<br>9<br>9                | THE ANALOG TO DIGITAL CONVERTER  |
| 9                          | Gamganikon 14minig om no 14min   |
|                            | Calibration Procedures   |
| ξ<br>3                     | Connecting cables to Adapter Modules   |
| 3                          | Grander operater Modules   |
| 3                          | Group 3 Jumper Options (Slot Selection)  |
| 7                          | Group 2 Jumper Options (D/A Converter)   |
| 7                          | Group 1 Jumper Options (A/D Converter)   |
| 7                          | Selecting Jumper Options   |
| 2<br>2<br>2                | Unpacking  |
| 2                          | INSTALLING YOUR ADALAB INTERFACE CARD  |
|                            |  |
| τ                          | ADALAB HARDWARE SUMMARY  |
|                            | AND  |
| τ                          | MATSYS WOITISIUODA ATAM (mm) DATA ACQUISITION SYSTEM   |
|                            |  |
|                            | INTERACTIVE MICROWARE, INC.  |
|                            |  |

Using the ADALAB A/D Converter with Curve Fitter, VIDICHART and Other BASIC Programs

45

#### AN OVERVIEW OF THE ADALAB(tm) DATA ACQUISITION SYSTEM

capabilities. computers having parallel or serial (optional) input/output communicate with "intelligent" instruments or with other inputs or contact closure outputs. In addition, ADALAB can nseinl for controlling any instrument that has multiple switch flow controllers and electrochemical instruments. ADALAB is also recorders, proportional control valves and pumps, temperature or This category includes strip chart pe connected to ADALAB. Instruments that are controlled by a voltage may also chromatographs, HPLC systems, conductivity meters and oxygen photometers, pH meters, chromatography monitors, gas of such instruments are spectrophotometers, fluorometers, flame voltages to a recorder may be connected to ADALAB. səlqmsxə əmos computer useful in every lab. Any instrument that can output and ADALAB interface board) and extensive software to make this skarem because it includes both the hardware (the APPLE computer designed for APPlications in the LABoratory. We call ADALAB a ADALAB is a microcomputer system that is specifically

#### ADALAB HARDWARE SUMMARY

>>> Analog to Digital (A/D) Converter Subsystem

\* Reads voltages from your instruments with a precision of 0.025%

(12 bits) and overall accuracy adjustable to better than 0.1%

\* Jumper-selectable voltage ranges +4V, +2V, +1V and +0.5V

\* Dual slope integrating A/D converter smooths out noisy signals are differential input and automatic internal seroing enhance accuracy

\* Up to 20 voltage readings per second, faster response than most

recorders

\* Up to 20 voltage readings per second; faster response than most accuracy

>>> Digital to Analog (D/A) Converter Subsystem \* Sends control voltages to your instruments with 0.025% precision (12 bits) and overall accuracy better than 0.18 \* Jumper-selectable voltage ranges +4V, +2V, +1V and +0.5V \* D/A conversion rate up to 50,000 conversions per second

\* 8 digital and Parallel Input/Output Subsystem \* 8 digital input hits and 8 digital output bits or 16 bidirectional bits individually selectable as inputs or outputs \* TTL-compatible signal levels (one TTL load or drive) \* Versatile handshaking signals, interrupt and enable circuitry \* Latching registers store I/O information on cue

>>> Real-Time Clock/Timer Subsystem

\* 32 bit countdown timer may be set for any time interval from 10 microseconds to 100 minutes. May be programmed as a time of day clock reading in hours, minutes and seconds

\* Two 16 bit timer/counters may be configured as an interval

\* Two 16 bit timer/counters may be configured as an interval simer, event counters may be configured as an interval simer, event counters may be configured as an interval simer.

### INSTALLING YOUR ADALAB(tm) INTERFACE CARD

Unpacking

The following items are included with each ADALAB(tm)

16 pin DIP cables (36")

Self-Test Adapter Module

Martanty Card and Registration Form

Wartanty Card and Registration Form

CASE on the APPLE computer's power supply.

The ADALAB card may be damaged by static electricity. Before removing the protective wrapping or handling the ADALAB card, you should ground yourself by touching a water faucet or the metal removing the ADALAB card, you case on the Apple card, you

Selecting Jumper Options

Looking at the ADALAB card on the component side with the gold edge connector at the bottom right, you will see three groups of metal pins on the upper half of the card (see Figure of Croup 1 is a vertical column of 2 by 8 pins near the center of the board, Group 2 is a vertical column of 2 by 4 pins, and pins, you will see black plastic jumpers are set for the these pins, you will see black plastic jumpers are set for the 44V pins, ou will see black plastic jumpers are set for the 44V pins you will see black plastic jumpers are set for the 44V pins to will see black plastic jumpers are set for the 44V pins your APPLE computer, no jumper changes are required.

GROUP 1 Jumper Options (A/D Converter)

The two jumpers on the Group 1 pins are used to select the range of the Analog to Digital (A/D) converter. For the 44 Volt range, one jumper should be on the pair of pins closest to the top edge of the card and the other jumper should be on the fifth jumper down one position. If you move each jumper down one position aelect the 41V range. Likewise, moving down one more position, you will select the 41V range. Likewise, moving down one more position selects the 41V range for the A/D converter. Note that there should always be three vacant pairs of pins one more position selects the 41V range for the A/D converter. Note that the two jumpers on the Group 1 pins. It will help if you remember that the voltage range decreases as you move the jumpers downward.

The second group of pins, running vertically on the upper converter. As was the case for GROUP 1, the voltage range converter. As was the case for GROUP 1, the voltage range decreases from +4V (top pair) to +0.5V (bottom pair) as you move the single jumper downward.

GROUP 3 Jumper Options (Slot Selection)

You may insert the ADALAB interface card into any one of slots ly in your APPLE computer. Note that slot 0 is reserved for language cards and therefore, the ADALAB card must not be used in slot 0. The seven pairs of pins that run horizontally near the top right corner (see Figure 1) select the pair of pins, counting from the left. Move the jumper one position to the right for slot 2, one more position to select slot 3, and so on. If the jumper is not placed on the pins that sorties to the right for slot 2, one more position to select slot 3, and so on. If the jumper is not placed on the pins that correspond to the slot you are using for the ADALAB card, the software will not be able to communicate data properly. Cable Attachment

pack on. gaord interference when you put the cover of the APPLE computer TITM STUL postq suq inu fue caples along the back of the board. the cables extend upward, fold them over the top edge of the ont through one of the notches in the back of the computer. insert the ADALAB card in the slot selected and run the cables or the socket. Now, remove the cover on your APPLE computer, Just be sure that the black triangle is in the upper right corner plug in the cables so that they extend either upward or downward. ends of the cable are opposite in orientation, it is possible to is bevelled at a 45 degree angle). Since the plugs on the two ruserred in the upper right corner of the socket (the corner that the cable plug (the pin marked with a black dot or triangle) is is IMPORTANT to connect the cables in such a way that pin l of Pin 1 is in the upper right corner of each socket. It Table I. The signals on each pin of these sockets are summarized in Input/Output socket is at the upper right corner of the ADALAB Input socket is directly to the right of it, and the Analog Parallel) Output socket is at the upper left corner, the Digital are used for attaching the ribbon cables. The Digital (or 1, you will note that there are three empty 16-pin sockets which Looking at the ADALAB interface card or referring to Figure

Connecting Cables to Adapter Modules

When you connect the ADALAB cables to the self-test adapter or other signal conditioner modules, be sure that the black dot or triangle near pin 1 is inserted in pin 1 of the socket, abelled with a dot or triangle. Also, be sure to connect each cable only to the proper socket.

WARNING: The analog I/O cable should only be plugged into a socket marked haved input cable should go only in a socket marked OUTPUT or digital output cable should go only in a socket marked OUTPUT or digital output cable should go only in a socket marked OUTPUT or digital output cable should go only in a socket marked output or digital output cable should go only in a socket marked output or digital output cable should should cause

permanent damage!

### CALIBRATION PROCEDURES

The ADALAB interface card is calibrated at the factory for +4V operation. If this is satisfactory, you may proceed to the QUICKI/O Software Manual and try the QUICKSAMPLE demonstration program.

After changing the voltage range jumper options, as described in the previous section, you should recalibrate the D/A and A/D converters. To do this, you should use a high-quality digital voltmeter with at least four digit accuracy. A less accurate voltmeter may be used, but the overall accuracy of the calibration will only be as accurate as your voltmeter.

First, plug the three cables into the self-test adapter. Then, insert the QUICKI/O disk and turn on the computer or, if it is already on, type RUM QUICKSAMPLE.

Turning the screw clockwise decreases the voltage. square plastic potentiometer closest to the back of the computer. computer and use a small screwdriver to turn the screw on the adjust the maximum D/A voltage, remove the cover of the Apple voltage that you have selected by means of the D/A jumper. reading on your voltmeter should now measure close to the maximum voltmeter to the - lead on the self-test adapter. The voltage seft-fest saspter marked + and attach the - lead (ground) of your Attach the + lead of your voltmeter to the connector on the measure voltage and use a voltage range of 4 volts or more. voltmeter that also measures resistance and current, set it up to If you are using a printed near the left side of the screen). the right arrow key repeatedly until VOUT=2847 (this will be arrow keys. In order to calibrate the D/A voltage range, press of the D/A converter by repeatedly pressing the left or right analog I/O test, which allows you to adjust the output voltage antiicient to know that the self-test procedure ends with the and the self-test procedure. For our present purposes, it is Manual for additional information about the QUICKSAMPLE program routines on Channel B. You may consult the QUICKL/O Soltware card is in, initializes the hardware and then runs the self-test The QUICKSAMPLE program determines which slot the ADALAB

CAPACIAN SANTAN

GREADE THE THE THE SEA OF

approach the final value. so you must turn the screw in very small increments as you awall change in the screw position changes the voltage reading, turn the screw back a little (clockwise). Xon will note that a means that the input voltage is beyond the maximum, so you should the screw clockwise decreases the voltage. If VIN=4095, this the screen, and you should turn the screw until VIN=2047. Turning The A/D converter reading (VIN=) is printed on potentiometer. repeatedly press the right arrow key as you turn the screw on the  $\mathsf{k}\mathsf{c}\lambda$   $^{ullet}$   $^{ullet}$  uew agine  $^{ullet}$   $^{ullet}$ ggcy riwe hon bress the right arrow the front of the computer. car uing the screw on the other potentiometer which is closest to should adjust the range of the A/D converter. This is done by After you have adjusted the D/A converter voltage, you

The A/D converter reading is affected by temperature changes and the reading tends to decrease as the computer warms up.

Therefore, it is a good idea to let the computer run for at least applications, the actual value returned by the A/D converter is not as important as its linearity, its short-term stability, and not as important as its linearity, its short-term stability, and its ability to measure changes in voltage precisely.

#### THE PURPOR TO DIGITAL CONVERTER

perment and a land

Theory of Operation

THE REPORT OF THE PROPERTY OF THE PARTY.

好方式55. ATO 1

An A/D conversion sequence begins when a number is stored in the high byte of the digital to analog (D/A) converter output register. However, this has no affect on the D/A converter number in the low byte of its output register. When the A/D converter finishes the converter process, it sets a flag which can be read by your program can readily determine whether the A/D value is ready. Also, it is possible to set up the A/D converter so that it will produce an interrupt determine whether the A/D value is ready. Also, it is possible to set up the A/D converter so that it will produce an interrupt when the conversion is completed. Further information about these features is given under Programming Considerations.

This is the origin of the term "dual-slope." actaight line with a different alope as the capacitor discharges. with a certain slope as the capacitor charges and another the capacitor as a function of time, we will see a straight line is proportional to the input voltage. If we plot the charge on number that can be read by the computer, we obtain a number that broportional to the input voltage. Since the discharge time is a The time required to discharge the capacitor is also capacitor is discharged by connecting it to a stable reference on the capacitor is proportional to the input voltage. amplifiers used on the A/D inputs. The final integrated charge ednipment because of the high input impedance of the operational interval of time. Very little current is drawn from the external mesanked by charging a capacitor over a precisely determined integrating) A/D converter. This means that the input voltage is ADALAB's A/D converter is called a dual-slope (or

Both the dual-slope (DS) method and the successive measure of the A/D input voltage. the digital value sent to the D/A converter is an accurate sponid be exactly the same as the A/D input voltage; therefore, approximation technique. At this point, the D/A output voltage of the D/A digital value has been tested by this successive bits on or off and comparing voltages continues on until each bit This process of turning of the D/A digital value is left on. berhaps the D/A voltage is less than the A/D voltage, so that bit is once more compared to the A/D input voltage. In this case, of the D/A digital value is turned on and the D/A output voltage converter is turned off again. Then, the second significant bit most significant bit of the digital value sent to the D/A the D/A output voltage is larger than the A/D input voltage, the compared to the A/D input voltage that is to be evaluated. converter is turned on and the resulting D/A output voltage is the most significant bit of the digital value sent to the D/A converter and a voltage comparator to measure voltages. First, called a "successive approximation" A/D converter. It uses a D/A There is another common type of A/D converter which is

approximation (SA) method have certain advantages and disadvantages. The successive approximation method is fast; typically, a measurement is completed within 20 microseconds. The dual-slope method is considerably slower; typically a conversion takes about 50 milliseconds.

or the need to average multiple values. values to be averaged and the program is more complicated because maximum rate. Also, extra memory space is needed to store the converter for noisy signals is much slower than the specified many conversions must be averaged, the effective rate of a SA Because an accurate indication of the average input voltage. will be necessary to average many SA conversion values to obtain fluctuations of the input voltage are significantly large, it aperture time of the sample and hold amplifier. If the outy about the instantaneous voltage during that very short measures it. But now, the measured voltage contains information microsecond) and then holds that voltage while the SA converter voltage for a very brief period (aperture time less than one The sample and hold amplifier samples the input SA converter. it is usually necessary to use a sample and hold amplifier with a higher than the A/D input voltage. To counteract this problem, will be turned off, because the D/A output voltage is already may go back down to the average value, so all subsequent bits been turned off. As the subsequent bits are tested, the voltage pits of the D/A output value will be left on which should have Then one or more voltage is momentarily higher than average. SA converter is trying to measure a voltage. Suppose that the happen if a voltage fluctuation occurred during the period when a created by most laboratory instruments. Consider what would when the input signal is "noisy", as is the case with the signals pecause the successive approximation method runs into problems The designers of ADALAB chose a dual-slope converter

ot your instrument. noise, you should attach an oscilloscope to the recorder output noise occurs in the signals they are measuring. To observe this Many scientists are surprised to learn how much heavily damped. noise that will not normally show up because the recorder is recorders, their output circuitry doesn't attempt to filter out instruments are designed to be connected to strip chart Since many laboratory strip-chart recorder damps out noise. damps out" voltage fluctuations, similar to the way that a sample and hold amplifier. As you can see, the DS converter average of thousands of measurements using a SA converter with a and the resulting value is a true average, equivalent to the positive fluctuations will be cancelled by negative fluctuations voltage will affect the rate of charging of the capacitor, but time in the case of ADALAB). Thus, fluctuations of the input during a major portion of the conversion time (one-fourth of the converter automatically averages (integrates) the input signal How does the dual-slope method escape this problem? A DS

Another feature of ADALAB's A/D converter that contributes

to accuracy is that it automatically zeroes itself between each measurement. This compensates for internal offset errors generated by the buffer amplifier, integrator and comparator. The ADALAB A/D converter also has true differential inputs. In other input and the high (+) words, it measures the voltage difference between the high (+) can induce voltages in the wires connecting your instrument to can induce voltages in the wires connecting your instrument to an affect the accuracy of the input voltage, especially when the wires connecting your instrument to an affect the noise will affect bord with and low inputs nearly equally, so ADALAB, affect bord with high and low inputs nearly equally, so ADALAB, affect both inputs tend to counteract the effects of induced noise, inputs tend to counteract the effects of induced noise,

scale voltage ranges. ADALAB with a wide variety of instruments having different full sqqiriou lnuber-selectable voltage scales enable you to use advantages of measuring both positive and negative voltages. In accurate than 8 bit A/D converters and gives you the added 4 different voltage scales. Thus, ADALAB is 16 times more Lonverter returns values from -2047 to 255, whereas APPLAB's thputs, and they have only a single voltage range. An 8 bit we ste only 8 bit A/D converters, they allow only positive voltage aware that most other products available for the APPLE computer . .... YDYFYB MI FU OF UG WOOLGE OU FUG WELKET LOOK SUONIG DE low bits of the value. When comparing the specifications of stability of the A/D values, because noise affects primarily the Throwing away the least significant bit also increases the directly comparable to the l2-bit D/A converter output values. significant bit, in order to make the A/D converter readings converter, but the QUICKI/O software throws away the least The ADALAB A/D converter chip is actually a 13 bit A/D

#### A/D Converter Specifications

Integrated Circuit: Intersil 7109 dual-slope A/D converter Resolution: 12 bits plus sign bit and over-range bit Full Scale Voltage: ±0.5V, ±1.0V, ±2.0V, or ±4.0V, jumper selectable

Maximum Conversion Time: 50 milliseconds
Minimum Conversion Rate: 20 samples per second
True Differential Input (dual floating inputs)
Autozeroing compensates for internal offset voltages

Maximum Input Voltage: +12V without damage

Input Impedance: minimum 8 megohms

Input Current: maximum 0.5 microamperes

Differential Monlinearity (maximum deviation from ideal step size): ±2 counts (0.05%)

Integral Wonlinearity (maximum deviation from ideal straight line): +4 counts (0.10%)

Overall Accuracy: Adjustable to better than 0.1% of full scale range

Common Mode Rejection Ratio (common mode voltage  $\pm 1V_*$  input voltage BV, full scale voltage  $\pm 0.5V$ ): 50 microvolts per volt

Temperature Coefficient: 100 ppm/degree C

Software Interface: via Initiate Conversion command, Conversion Completed signal, and Interrupt Enable register. Data are read as two 8-bit bytes. The first byte includes the sign and over-range indicators and the most significant 4 bits, The second byte includes the least significant 8 bits of data.

#### A/D Converter Programming Considerations

This section discusses programming of the A/D converter at the assembler language level. For most applications, you will find it much easier to use the QUICKI/O approach described in the software manual. However, if you wish to use interrupts or polled sampling of the Conversion Completed signal, you should study this section. Here, you will also learn how to obtain the full 13-bit precision that is permitted by the Intersil 7109 this section are given in hexadecimal ontation.

The A/D converter is controlled by the "dedicated" 6522 chip on the ADALAB interface card. As we shall see later, this "dedicated" 6522 is also used for the real-time clock and the D/A converter. We will call the other 6522 chip the "user" 6522 because its functions are completely under the control of the user. Each of these two 6522 chips has 16 successive memory addresses which control its functions. The addresses for the dedicated 6522 start at address BASEl= \$C000 + N\*\$100, where N is the slot number of the ADALAB card. The addresses for the user 6522 begin at address BASE2=\$C030 + N\*\$100, Table III tells the function of each address in the set of 16 addresses associated with the dedicated 6522 chip.

To initialize the dedicated 6522 chip, use this program

sedueuf:

STA BASE1+50C speripheral control register LDA #\$8A **STA BASE1+\$0B** rDy # \$E0 suxiliary control register SIR BASEI+\$05 thigh byte of timer 8 LDA #\$C7 STA BASEI+504 : Jow byte of timer 0 LDA #SBE STA BASE1+\$03 ; low byte data direction PDY #266 STA BASEI+502 spidh byte data direction LDA #\$8F

This initialization program sets up the DA converter and timers, as well as the A/D converter. Note that the BASEl address is calculated as described in the previous paragraph.

To start an A/D conversion, you must write any value into address BASEl. As noted in Table III, this is the same as the address of the D/A high byte. However, the D/A high byte does not take effect until the D/A low byte is written into address not take effect until the D/A low byte is written into address not take effect until the D/A converter doesn't interfere with operation of the D/A converter.

To find out whether the A/D conversion is completed, you must test bit 4 at address BASE1+\$0D. This bit is low (0) during an A/D conversion and goes high (1) after completion. The following program will start the A/D and wait for the conversion done signal:

DONE (continue)

STA BASE1+\$0D

REQ WAIT

REQ WAIT

START A

START

To enable the A/D converter to interrupt your program after conversion is done, you should set bit 4 of the interrupt enable register. Storing \$90 at address BASE1+\$0E enables interrupts, while storing \$10 disables interrupts. Of course, you must provide an interrupt handler that catches the interrupts and services the A/D converter that caused the interrupt, bit 4 of BASE1+\$0D should be on (1). This services the interrupt, bit 4 of BASE1+\$0D should be on (1). This subroutine sets up for interrupts by the A/D converter and allows for interrupts by other devices:

SETUP SEI ; disable IRQ interrupts
LDA #<IRQINT ; low byte address of IRQ handler

; yes, if bit 4 is l BNE A/DINT sare A/D interrupts enabled? WND BYZEI+20E ;if bit 4=0, then not A/D BEQ OTHER AND #\$10 sis it an A/D interrupt? TDY BYZET+0D IRQINT RTS treenable interrupts CLI tyrdy pare of IRQ jump vector STA \$03FF thigh byte address LDA #>IRQINT :IRQ jump vector for Apple STA SØ3FE

kernku tkom interrupt RTI Turerrupt recover A register value from before IDY 245 start A/D converter again **SIA BASEL** STA ADVALUE+\$01 ; store it 'y' b pidh byte TDW BYZEI+250 secore in memory STA ADVALUE icesd A/D low byte TDV BVSEI+210 TNIG/A torner interrupts handled here OTHER

The above routine will continuously run the  $\hbar$  Converter at maximum rate. It stores the most recent value in  $\hbar$  ADVALUE.

ADVALUE 0000

two bytes to store A/D value

Your program should read the A/D converter low byte value at address BASE1+\$10 and the high byte at BASE1+\$20. The high byte value contains the four most significant bits of the answer (in bits 0-3), the overrange indicator (bit 4) and the sign bit (bit 5). Bits 6 and 7 of the high byte are unused and unspecified, but generally they read as 1's (on). Table II shows the binary and hexadecimal codes that correspond to various input voltages. The following subroutine converts the raw A/D value in ADVALUE into a ones complement number ranging from -8192 to 8191 into a ones complement number ranging from -8192 to 8191 (decimal) or \$E000 to \$1FFF (hex).

RTS STA ADVALUE+\$Ø1 stero out high bits YND #2TE load high byte LDA ADVALUE+501 **brns** STA STA ADVALUE+\$01 tent on all sign bits OBY # 2E0 EOK # 2EE scombjement high byte LDA ADVALUE+\$DI STA ADVALUE EOK # \$EE scomplement low byte if minus LDA ADVALUE SONIW spir on means plus BME BERS cyeck tor negative value WWD #\$20 \*prdp pare LDA ADVALUE+501 CONVERT

#### A/D CONNECTIONS AND INTERPACING

Table I lists the pin assignments on the analog I/O socket and cable. The analog I/O socket is in the upper right corner of the ADALAB card, as shown in Fig. 1. Normally, you should connect the ground wire of your instruments to pin 12 (A/D low) and connect the varying voltage signal to pin 18 (A/D high). Since the A/D converter can measure both positive and negative voltages with equal ease, you will not cause any damage if you reverse the wires.

WARNING: Do not connect any device which may exceed  $\pm 5\mathrm{V}$  or  $-5\mathrm{V}$ 

#### THE DIGITAL TO ANALOG CONVERTER

#### Theory of Operation

don't change the high 4 bits and only update the low 8 bits. possible to operate the D/A converter at a faster rate if you output 12 bits of data takes about 20 microseconds. It is software because as we shall soon see, a simple program loop to However, the speed of the D/A converter is limited by the interrupt is needed to tell us when the conversion is completed. change is only about 3 microseconds). Thus, no status bit or almost instantaneous (settling time for a full scale voltage the D/A converter. The response time of the D/A converter is Thus, all 12 bits of the new data are presented simultaneously to bits of data are transferred (latched) into an output register. stored in the next subsequent location, the most significant 4 output voltage (yet). When the remaining 8 bits of data are a particular memory location, but this does not change the D/A First, the most significant 4 bits of data are stored in up so that you can output the data in two separate 8-bit data The ADALAB D/A converter has 12 bit precision, but it is set

How does the D/A converter produce an analog output voltage when given a particular digital input value? As shown in Fig. 2, the D/A circuit consists of a stable reference voltage (VREF), a set of switches (one for each digital bit), a set of carefully matched resistors and a summing operational amplifier (opamp). Each digital input bit controls one of the switches. Any switch that is connected to VREF will cause current to flow through the resistor network (sometimes called a "ladder") to the summing junction of the opamp. The clever thing about this circuit is junction of the opamp. The clever thing about this circuit is junction of the opamp. The clever thing about this circuit is junction of the opamp. The reference voltage. In other words, input bits, multiplied by the reference voltage. In other words, walue.

Although the D/A converter chip is programmed for +5V operation, its output voltage is divided down by a chain of resistors. This provides jumper-selectable ranges of +4V, +2V, +1V and +0.5V. The output from this voltage divider is buffered by an operational amplifier operating as a voltage follower with a gain of one. Thus, the D/A output voltage has considerable current (low output impedance) to drive external equipment.

#### D/A Converter Specifications

Integrated Circuit: Analog Devices DAC80

Adjustable to better than 0.1% of full scale range Accur acy: over entire 8 to 78 degree C range Monotonic:

Minimum Conversion Rate: up to 50,000 conversions per second,

Full Scale Voltage: +0.5V, +1.0V, +2.0V or +4.0V, jumper

Temperature Coefficient: 188 ppm/degree C

simultaneously to the D/A converter.

Monlinearity: +1 least significant bit

Output Current: sources or sinks lomA

Maximum Conversion Time: 30 microseconds

limited only by software speed.

selectable

Resolution: 12 bits

significant 4 bits are stored until the least significant Software Interface: via output of two data bytes; the most

8 bits are output and then the 12 bits of data are presented

D/A Converter Programming Considerations

rates of up to 50,000 conversions per second. sasembler language, which enables the D/A converter to run at this section explains how to program the D/A converter in with QUICKI/O, as described in the software manual. However, The easiest way to use the D/A converter is to program it

Considerations). was presented earlier (see A/D Converter Programming byte is stored. A program to initialize the dedicated 6522 chip bits, with triggering of the high byte latch as soon as the low location BASE1+\$0C. This sets up the 6522 chip for output of 12 BASE1+\$02, store \$FF in location BASE1+\$03 and store \$88 in Thus, to initialize the D/A, you must store \$0F in location The D/A converter is controlled by the dedicated 6522 chip.

used as the most significant 4 bits of the output voltage. bits of location BASEl because only the low 4 bits are actually is to it. It doesn't matter what you place in the high order 4 least significant 8 bits in location BASE1+\$01. That's all there most significant & bits in location BASEL and then store the To output a voltage on the D/A converter, first store the

Table II shows the digital codes for various output voltages. As The D/A converter uses a complementary offset binary format.

You can see, QUICKI/O has to perform some mathematical manipulations in order to make digital codes -2047 to 2047 correspond to minus full scale through plus full scale voltage. The easiest way to transform a signed 16 bit binary value from -2047 (\$F801) to 2047 (\$07FF) into the appropriate form for the D/A converter is as follows:

tow byte triggers high latch STA BASEI+01 inuarack jow pire Alq sjot dependent address **STA BASE1** sadd carry from low byte VDC #200 two s complement; reverse bit 3 EOK # 2E 1 \*D/A high byte LDA DAHIGH secock for output AHG VDC \$201 CFC two's complement EOR # SEE 1D/A low byte LDA DALOW

Bear in mind that each time you output a value to BASE1, it automatically triggers the A/D converter. If the A/D converter is in the middle of a conversion, an extra trigger will have no effect on it.

If you are interested in running the D/A converter at a very fast rate, here are some programming tips. In all of these cases, we will use the X (or Y) register to index an array of data values. Faster rates are attainable if the data are stored in page Ø, but usually this is not feasible. First, let's convert samples from a table of 256 8-bit values, holding the high byte constant (12 machine cycles per loop or 83,3 KHz rate for lMHz clock).

LDA DAHIGH ; D/A high byte

STA BASE1

LDX #\$00

LDX #\$00

LDX #\$00

STA BASE1+01

SIN SINCTEMENT POINTET

INX ;increment pointer

BEQ DAOUT ;include this for continuous output

rate):

store the high byte and low byte data as two separate tables and use this program (20 clock periods per loop or 50 KHz output use this program (20 clock periods per loop or 50 KHz output use this program is the low byte at maximum rate.

LDX #\$00 ; point to first data byte STA BASEl STA BASEl LDA DATALO,X ; low byte

STA BASE1+\$01

tructement pinter

BNE DAOUT XNI

TUOAG- Q38

truclude this for continuous output

frequency of the output waveform, we can advance X by a SKIP For each of the previous two programs, the BEQ DAOUT instruction

depending on the addressing mode of the ADC command): with the follwing code (this adds 4 to 6 clock periods per loop, interval different from one. Replace the INX instruction above st the end makes a continuous waveform output. To change the

; ignore overflow XAT change SKIP for different frequency YDC 2KIB scurrent position in data AXT

#### D/A Connections and Interfacing

relative to analog ground. that the D/A output voltage may be either positive or negative, reference voltage (low) is the analog ground on pin 11. Note corner of the ADALAB interface card (see Fig. 1). The D/A pin 13 of the analog I/O socket, which is in the upper right As indicated in Table I, the D/A output voltage (high) is on

disconnect the cable before turning the computer on. instrument that cannot tolerate negative voltages, be sure to the D/A jumper. If you are connecting the D/A converter to an voltage is the most negative voltage for the range selected by WARNING: When the computer is first turned on, the output

#### DIGITAL (PARALLEL) INPUT AND OUTPUT

#### Theory of Operation

selected for input. timer 3 is used as a pulse counter, bit 6 of port B must be generator, bit 7 of port B must be selected for output. When capability than port A. When timer 2 is used as a frequency port B is used for output because it has greater current drive Normally, while each bit that is off (0) is selected for input. A and port B, each bit that is on (l) is selected for output, of the user 6522 chip. In the data direction registers for port Table IV lists the addresses that control each function Since there are no parallel I/O buffers on the ADALAB card, each of the 16 parallel I/O bits may be selected for either input or the user 6522 chip, which is totally moldable to your desires. parallel I/O. The ADALAB parallel I/O is implemented as part of hardware level, there is no difference between digital and between digital (bitwise) I/O and parallel (bytewise) I/O. At the You will recall that the QUICKI/O software distinguishes

Four handshaking lines are available to facilitate and synchronize communications between devices. The CAl and CBl lines may be set up to recognize either positive or negative input transitions and each can set a bit in the interrupt flag in the interrupt enable register is set, a transition on CAl or cBl will generate an interrupt. In addition, transitions on CAl or CBl will cause latching of the input or output data if the or CBl will cause latching of the input or output data if the anxiliary Control Register is set up appropriately.

Handshaking lines CA2 and CB2 have the same input capabilities as lines CA1 and CB1, but they also can output signals in four different modes. In mode 1, CA2 and CB2 will change state when data is read from or written into port A or port B, respectively. Their state reverses again when an active transition occurs on CA1 or CB1, respectively. This is exactly what we need for automatic handshaking. In mode 2, a short pulse (one microsecond) is sent out on CA2 or CB2 when data is read from or written to port A or port B. In mode 3, CA2 and CB2 are from or written to port A or port B. In mode 3, CA2 and CB2 are held low, whereas these outputs are held high in mode 4.

#### Digital I/O Specifications\*

Integrated Circuit: MOS Technology 6522 Versatile Interface

l6 bidirectional lines (usually used as 8 bits in and 8 bits out)

Latching capability on input or output

4 handshaking signals accommodate positive or negative logic

psugspske signal. Interrupt register and interrupt enable register for each

Input Characteristics:

High Voltage: 2.4V to 5.0V

Current: -100 to -250 microamperes

Low Voltage: -0.3V to +0.4V

Current: -1.0 to -1.6 milliamperes

Leakage Current: +1.0 to +2.5 microamperes Off-state Current: +2.0 to +10 microamperes Capacitance: 10 pr

Output Characteristics:

High Voltage: 2.4V minimum

Current: -0.1 to -1.0 milliamperes (PAG-PA7, CA2)

-3.0 to -5.0 milliamperes (PBO-PB7, CB1, CB2)

mumixem VP.0 row voltage:

Current: 1.6 milliamperes

Leakage Current: 1.8-10 microamperes

Capacitance: 10 pF

\* See also the Versatile Interface Adapter Data Sheets

Digital I/O Programming Considerations

A and 8 bits out on Port B. if you want to use some combination other than 8 bits in on Port assembler language. The assembler language approach is necessary the manual will tell you how to program the digital I/O using If QUICKI/O fails to meet your requirements, this part of

latched (stored) until it is needed. This feature allows ADALAB transition on CAl or CBl will cause the current data to be control register. When latching is selected, a handshaking Ports A and/or B by setting the proper bits in the auxiliary As indicated in Table V, you may enable latching or data for you write to a bit selected for input, it will have no effect. output, you will obtain the last value stored for that bit. selected for input or output. If you read a bit selected for read or write to a parallel port, regardless of whether it is address BASE2 (port B) or BASE2+1 (port A). In general, you can setting up the data direction, you can read or write data to address BASE2+2 (port B) or address BASE2+3 (port A). (1) for each output bit or a zero (0) for each input bit into The direction of data flow is controlled by writing a one

to capture momentary data on cue from some external device. If latching is not enabled, the values read from a port will reflect the current input data.

The Peripheral Control Register (see Table VI) is very important for selecting the type of handshaking to be used for digital I/O. The low order 4 bits control the handshaking for port A, while the high order 4 bits pertain to port B. CAl and CBl are always input lines, capable of detecting either positive or negative transitions produced by your external equipment. CAl and cBl are more versatile; they can be used as either inputs or outputs. In the input modes, you have a choice of either positive or negative transitions, as well as two different ways of clearing the interrupt flag. In the output modes, you have a choice of constant voltage level outputs (handshake or manual of clearing the interrupt flag. In the output modes, you have a choice of constant voltage level outputs (handshake or manual positive or negative to use, because they coordinate the particularly convenient to use, because they coordinate the operation of the CAl+CA2 or CBl+CB2 handshaking pairs.

For example, let us set up Port A as an input and Port B as an output, with both ports using the handshake mode of operation. We will assume that the Port B data lines are connected directly while CBl is connected to CB2, In other words, this is exactly the way the self-test adapter is connected; it is also the way most instruments operate when using digital I/O.

Peripheral Control Register **SIF BASE2+50C** IDA \$588 Handshake on ports A and B STA BASE2+\$0B ; Save auxiliary control register ORA # \$01 Enable port A latch Preserve bits 2 to 7 YND # \$EC Read auxiliary control register TDV BYZES+208 STA BASE2+502 LDA #SFF ; Port B data direction STA BASE2+\$03 rDY#200 :Port'A data direction

Now, everything is initialized. Let's make a dry run to see how the handshaking works. First, we write data to Port B. This makes CB2 go low and, since CB2 is connected to CA1, CA1 also goes low. Because CA1 is low, CA2 goes high and the CA1 in the input program reads the data, in terrupt flag is set. This ensures that the input program reads the data, which causes CA2 to go low again. Since CA2 is connected to CB1, which in turn sets the CB1 interrupt flag. This tells the output program that the last data was received and so, it is time to send new data. The following program could be used it is time to send new data. The following program could be used it is time to send new data. The following program could be used it is time to send new data. The following program could be used it is time.

OUTWAIT LDA BASE2+\$0D ; read interrupt flag register \$\text{AND #\$10}\$ ; read interrupt flag register \$\text{AND #\$10}\$ ; solate bit 4 \$\text{SEQ OUTWAIT}\$ ; off means not ready

LDA DATAOUT,X ;get data from memory STA BASE2 ;output to Port B increment counter \$\); increment \$\); increment counter \$\); increment co

brodram conjd be used:
To input 10 values and store them at address DATAIN, this

BWI IMMYIL floop if not CBX # \$0Y 110 values done? tructement counter XNI X, NIATAG ATS secore in memory stead input value **PDV BYSES+201** torr means not ready BEÖ IN MYIL ; tsolate bit l YND #205 read interrupt flag register **FDY BYSES+20D** seet up counter IDX # \$80

ADALAB's hardware is capable of generating interrupts when the handshaking lines indicate that it is time to input or output digital data. Table VII lists the bit positions for the interrupt flags associated with various functions of the user as used in the examples above. The other method is the true interrupt approach, whereby the interrupting condition causes the computer to stop what it is doing (the "main" program) and instead, the computer runs a subroutine called an "interrupt handler." The interrupt handler inputs or outputs some data and then returns to the main program. In order to enable interrupt thandler." The interrupt handler inputs or outputs some data and then returns to the main program. In order to enable interrupts, turned on. For example, to enable interrupts and turned on. For example, to enable interrupts is

STA BASE2+\$0E ;interrupt enable register

STA BASE2+\$0E

To disable interrupts, store \$02 in the same place. The following simple interrupt routine inputs a byte of data when a

SELUP

TIAWMI

RTS stanzable interrupts CFI interrupt enable register **STA BASE2+\$0E** silow interrupts on CAL TDW #285 tyrdy pare of IRQ jump vector STA SØ3FF **PDY #>INTCAL** tyidy page seraice address :IRO Jamp vector low byte STA \$03FE 1 Jow byte service address LDA #<INTCAL sqrasple juferrupts during setup SEI STA POINTER rDy #200 ;initialize pointer

XAT \*nusfack X ALI SIX POINTER tructement pointer XNI secore in memory X, NIATAG ATS read input data TDV BVZES+201 recover pointer in X LDX POINTER on stack PHA save X register AXT

ITA

INTCAL

I'DY 242

Digital I/O Connections and Interfacing

return from interrupt

recover A at time of interrupt

Port A and Port B have individual sockets on the APPLAB interface card, as indicated in Fig. 1. The pin assignments are detailed in Table I. Pin I on the board is on the top right side of each socket, and the cable should be plugged into the socket with the arrow closest to pin I.

The current capability of the digital I/O ports is quite limited; they will source or sink only one TTL load. Also, input and output voltages must always be within the range of 0 to 5 volts. If your input or output requirements are different from these conditions, you will need to purchase or build a signal conditioning adapter to bring your signals within these specifications. If you need assistance with this, please call or specifications. If you need assistance with this, please call or specifications.

#### The Real-Time Clock and Counter/Timers

#### Theory of Operation

as Timer 1, and so on. are identical to Timer 0, while Timers 5, 9 and 13 are the same Also, if you have more than one AbALAB card, Timers 4, 8 and 12 Timers l and 3 here correspond to timer 2 in the VIA description. correspond to timer l in the VIA description sheets, whereas That is, Timers 0 and 2 the timers are numbered as in QUICKI/O. wave generator. Please note that in the following descriptions, as a pulse generator, pulse counter, shift register or square user 6522 chip (Timers 2 and 3) are completely available for use general-purpose timers. The two l6 bit timers located on the can use the 32 bit timers on the second and subsequent boards as clock in QUICKI/O. If you have more than one ADALAB card, you together to form a 32 bit timer that is used as the real time timers on the dedicated 6522 chip (Timers 8 and 1) are ganged on each of the 6522 Versatile Interface Adapter chips. The two The ADALAB interface card includes four 16 bit timers; two

finishes counting and wraps around from -32767 back to 32767. of 6553.5 seconds or 1.82 hours is possible before Timer 1 65,535 counts. At 10 counts per second, a maximum time interval counter, it can count down from 32767 to -32767, a total of at the rate of 10 counts per second. Since timer 1 is a 16 bit Because PB7 is connected to PB6, the value in Timer 1 counts down Timer l is set up to count pulses on bit 6 of Port B (PB6). quartz crystal oscillator (1.023 MHZ) in the APPLE computer. real-time clock is very accurate because timer B is driven by the the state of bit 7 of Port B (PB7) at the same rate. makes timer 0 operate in the free-running mode, generating continuous interrupts at 50 millisecond intervals and inverting control register mode is set to SEB (See Table V). This mode timer Ø is set to \$C7BE (51,134 decimal), and the auxiliary During initialization of QUICKI/O, the preset count for subroutines in QUICKI/O). Let us briefly consider how this (the dedicated 6522 timers) and partly in software (the timer ADALAB! s real-time clock is implemented partly in hardware

In QUICKI/O, the 50 millisecond interrupts from Timer 0 are used to update the hours, minutes, seconds and milliseconds counts. If the seconds count is updated, the display at the upper right of the screen is also updated. The program checks to see whether the "software time" (as measured by the count in Timer 1). If not, the software time is updated at a very fast time will fall behind when interrupts are disabled, but the hardware time will fall behind when interrupts are disabled, but the hardware time runs constantly, independent of interrupts. Thus, the software is able to detect when interrupts have been disabled and the software time runs constantly, independent of interrupts. Thus, and the software time can be corrected when interrupts are reenabled. Bear in mind that interrupts are disabled by pressing reenabled. Bear in mind that interrupts are disabled by pressing

RESET or by executing a SEI instruction. In addition, interrupts are temporarily disabled whenever the disk is reading or writing information.

The two 16 bit timers on the user 6522 are completely available for you to configure as you wish, as summarized in Table V. You may use Timer 2 in the one shot mode or in the Itee-running mode. In either case, an interrupt flag is set when Timer 2 counts down to 0, and an interrupt will occur if the interrupt enable register is set up properly. By appropriate initialization of the auxiliary control register, Timer 2 can be initialization of the auxiliary control register, Timer 2 can be producing a square wave on bit 7 of Port B. This method for producing a square wave signal is particularly convenient because after initialization, it runs automatically, without any further involvement of the microprocessor. The square wave frequency can involvement of the microprocessor. The square wave frequency can range from about 8HZ to 167KHZ, with 16 bit resolution between range from about 8HZ to 167KHZ, with 16 bit resolution between

(Timer 3) to the time elapsed (Timer 2). sud calculate the frequency from the ratio of the preset count interrupt occurs for Timer 3, read the time from Timer 2 again time from Timer 2 and store a preset count in Timer 3. some excernal source. To use the frequency counter, read the Timer 3 is used to count a specified number of pulses coming from requency counter; Timer 2 could be used to count the time while Timers 2 and 3 could also be used together as a will result. and, if the interrupt enable bit is also set, an IRQ interrupt When the count reaches zero, the interrupt flag is set use this timer mode to count pulses coming from any external However, you could connecting bits 6 and 7 of Port B together. used this feature to create a 32 bit timer on the user 6522 by it counts pulses on bit 6 of Port B. You will recall that we since the interrupt flag was set. In the second mode of Timer 3, decrement, so it is possible to determine how long it has been The count continues to interrupt will occur (see Table VII). 0, the interrupt flag is set. If interrupts are enabled, an IRQ at the processor clock rate (1.023MHZ) and when the count reaches an initial count is written to Timer 3, the count is decremented Timer 3 may be used as a very precise interval timer. After

interrupt will occur if the corresponding interrupt enable bit is of the shift register, the interrupt flag is set and an IRQ After 8 bits of data have been shifted in or out cowards bit 7. shifting in, bits initially enter bit 0 and they are shifted and each successive bit is recirculated back into bit 0. shift register. When shifting out, bit 7 is the first bit output suffering operation is initiated by reading from or writing to the (J.023MHZ) or an external clock supplied by your instrument. bossipje sontces of timing pulses: Timer 2, the processor clock There are three are input or output on handshake line CBl. or output on handshake line CB2, whereas the shift timing pulses shift register are listed in Table V. The serial data is input The various modes of this input or output serial information. The user 6522 chip also has an 8-bit shift register that can

set (see Table VII). In all shift register modes except the free-running mode, the shifting operations stop after 8 bits. In the free-running output mode, the data are continuously shifted out at the Timer 2 rate. This feature could be used to generate complex repeating waveforms that are much more interesting than a simple square wave.

Real Time Clock and Counter/Timer Specifications

Integrated Circuit: Two MOS Technology 6522 Versatile

Dedicated 6522 has bits 6 and 7 of Port B connected to allow operation of Timers 0 and 1 together as a 32 bit timer for use as a real-time clock.

User 6522 has all functions of Timers 2 and 3 available for user configuration.

Timers 0 and 2: 16 bit countdown timers can be used as:
\* continuous frequency generator with optional square wave
continuous frequency generator with optional square wave

Timers 1 and 3: 16 bit countdown timers can be used as:
\* one-shot interval timers
\* frequency counter that counts a predetermined number of

pulses on PB6 \*shift register rate generator

Shift register: Inputs or outputs 8-bit serial data with timing pulses supplied by Timers 1 or 3, the 1.023MHZ processor clock or an external clock.

Interrupt Control: Interrupt flag and interrupt enable on all functions.

Signal Characteristics: TTL compatible signals (one TTL load or drive)

Real Time Clock and Counter/Timer Programming Considerations

The QUICKI/O software provides the most convenient way to use the real time clock and counter/timers. However, there are some applications that require non-standard use of these features. For example, you might want a real-time clock that ticks faster or slower than 20 ticks per second or you might want to use the shift register as a serial I/O port. This section of

ADALAB.

programming of the various clocks and timers included with

the various clocks and timers included with

Tables III and IV list the addresses used for access to and control of the dedicated 6522 and the user 6522. Table V explains the function of each bit in the auxiliary control registers and Table VII contains information about the interrupt enable register. Additional detailed information about the 6522 chip will be found in the VIA complicated, you have come to the right conclusion. The 6522 chip with this seems a bit complicated, you have come to the right conclusion. The 6522 chip with this seems a bit can be seemed and capabilities that we have to put up this seems and capabilities that we have to put up chip has so many features and capabilities that we have to put up with this complexity in order to gain the versatility of its functions.

Timers 0 and 1 can be used as a 32 bit timer because bits 6 and 7 of Port B are connected together. This code will initialize timer 0 to interrupt 20 times per second and timer 1 will count down at 10 counts per second:

RTS reenable interrupts CFI luterrupt enable register STA BASE1+\$@E senable Timer @ interrupts IDA # SCO IRQ jamp vector high byte STA SØ3FF High address of interrupt routine LDA #>TIMIUT :IRQ jump vector low byte STA SØ3FE thow address of timer interrupt routine TNIMIT># Add spieable interrupts IBS Auxiliary Control Register **STA BASE1+50B** Timer & free-running, Timer 1 counts pulses rDy # \$E0 timer a high byte latch STA BASE1+\$05 :50 milliseconds high byte LDS # \$C1 Timer 0 low byte latch STA BASE1+\$04 \$50 milliseconds low byte IDW # 2BE Port B Data Direction Register **SLY BYSEI+20S** :Bits 0-3 and 7 for output, 4-6 for input IDA #\$8F SETUP

The following routine will intercept the Timer B interrupts and count time in hours (HOURS), minutes (MINS), seconds (SECS) and 20 millisecond units (UNITS):

TYA PASE1+\$0D ;Interrupt Flag Register LDA BASE1+\$0D ;Timer & bit on? BEQ OTHER ;Clear interrupt Flag LDA BASE1+\$04 ;Clear interrupt Flag LDA BASE1+\$04 ;Clear interrupt Flag LDA UNITS ;millisecond counter millisecond millisecond counter millisecond counter millisecond milli

TNIMIT

|          | ipcrement hours        | HOURS         | INC  |  |
|----------|------------------------|---------------|------|--|
|          | reset minutes to B     | SNIW          | ATZ  |  |
| -        |                        | LIWOK         | BME  |  |
|          | compare to 68          | SNIW          | Cbx  |  |
|          | truckement minutes     | SNIW          | INC  |  |
|          | keser seconds to B     | SECS          | ATZ  |  |
|          | *                      | TIMOK         | BNE  |  |
|          |                        | SECS          | CbX  |  |
|          | scompare to 60         | 25\$#         | rdx. |  |
|          | tructement seconds     | SECS          |      |  |
|          |                        | STINU         | ATS  |  |
|          | reset units to 8       | 00\$          |      |  |
| SN FTCK8 | supplace seconds after | TIWOK         |      |  |
|          | 120 counts completed?  | <b>₽</b> T\$# |      |  |
|          |                        |               |      |  |

\*nustack Y

pattern at a rate governed by Timer 3: the shift register on the user 6522 to continuously output a bit As an example of using the shift register, we will set up

RTI

PLA

TIMOK

PDY 242 YAT

LOA RATEHI thigh byte of Timer 3 rate STA BASE2+508 : low byte of Timer 3 rate LDA RATELO STA BASEZ+50B Adviliaty Control Register IDA #\$10 : [ree-running shift register mode

return from interrupt

RECOVER A register

This method could be used to produce musical tones. The pitch of secare shifting **STA BASEZ+SOA** LDA PATTERN spift register bit pattern STA BASE2+\$09

through an audio amplifier. attenuated to a 0-1 volt range and played on a speaker coupled shift register. The output on handshake line CB2 could be

### Connections and Interfacing Real-Time Clock and Counter/Timer

timbre (tone color) would be controlled by the pattern in the the tone would be controlled by the rate of Timer 3, while the

externally available. Moreover, bits 6 and 7 of port B on the I/O (see Table II.). Timers 8 and 1 on the dedicated 6522 chip are not as versatile, because their handshake signals are not 6522 are available on the two 16 pin DIP sockets used for Digital All of the signals connected with Timers 2 and 3 on the user

dedicated 6522 chip are internally connected, and handshake lines CA2 and CB2 are committed for other purposes.

Bear in mind that the current and voltage capabilities of the 6522 chip are quite limited. No input should be outside the range of 8 to 5 volts and output current is limited to one TTL

### Table I: Cable and Self-Test Adapter Connections

#### ANALOG INPUT/OUTPUT (1)

| +0A o+ AQ<br>-04 o+ 137 |                   | Am02<br>Am02 | current | t<br>max.  |        | high<br>Log<br>Colt<br>Log<br>Colt<br>Log<br>Log<br>Log<br>Log<br>Log<br>Log<br>Log<br>Log<br>Log<br>Log | Δ\Α<br>And<br>Δ\Α<br>Δ\Α<br>Δ\α<br>-1 S<br>-1 S | 9T<br>9T<br>7T<br>7T<br>7T<br>0T<br>0T |
|-------------------------|-------------------|--------------|---------|------------|--------|--|---|--|
|                         | Self-Test-Adapter |              | uoj     | ac r î b c | nal De | bis  |   | # uig                                  |

(1) The Analog I/O 16-pin DIP socket is in the upper right corner of the socket.

#### (S) TUTTUO\TUTHI (A)

| V2+    | AS+     | 11,12   |
|--------|---------|---------|
| CBJ    | CAl     | ØT      |
| CBS    | CA2     | - 6     |
| СИD    | CND     | 8'4'9'5 |
| L TIE  | BIF 7   | 13      |
| BIF 6  | 9 7 T B | Þ       |
| 87£ 2  | BIF 2   | ÞΤ      |
| \$ 718 | BIF 4   | 3       |
| BIF 3  | BIF 3   | ST      |
| BIF S  | BIF S   | 2       |
| 1 718  | BIF J   | 91      |
| BIF 0  | Bif 0   | τ       |
| Port B | Port A  | Pin #   |

(2) The Port B 16-pin DIP socket is in the upper left corner, looking at the component side of the Port B socket, Pin l is in the upper right corner of each socket.

## Table II: A/D and D/A Converter Digital Codes

| Voltage             | хэдестшэј   | Binary                      |
|---------------------|-------------|-----------------------------|
|                     | CONVERTER   | <b>d∖A</b>                  |
| Full Scale Positive | \$EFFF A/D  | TTTTTTTTTTTTTTTT            |
| Zero Volts          | \$E000 Y\D  | 77700000000000000           |
| -l Least Sign. Bit  | ¢C007 ¥\D   | T 7 0 0 0 0 0 0 0 0 0 0 0 7 |
| Full Scale Negative | ¢CFFF A/D   | TTTTTTTTTTTØØTT             |
|                     | COMAERTER   | <b>A</b> / <b>G</b>         |
| Full Scale Positive | A/d 0000\$  | 000000000000000000          |
| Zero Volts          | 4/Q 44/0\$  | 11111111111                 |
| -1 Least Sign. Bit  | 4/d 6:380\$ | 000000000000000             |
| Full Scale Negative | 4/G 3340\$  | 11111111111                 |
|                     |             |                             |

Table III: Dedicated 6522 Addresses and Functions (1)

#### Shift Register (unused) BYSEJ+Y Timer l High Byte BYZEJ+6 Timer I Low Byte (3) BYZET+8 initialized to \$C7 Timer & High Byte latched preset value; BYZEI+1 initialized to SBE Timer B Low Byte latched preset value; BYZEJ+6 Timer @ High Byte data BYSEJ+2 Timer 0 Low Byte data (3) BYSET+4 Data Direction Register A; initialized to \$FF BYZEI+3 Data Direction Register B; initialized to \$0P BYZEI+S of D/A high byte on read or write Low byte of D/A digital value; triggers latching BYSEJ+J counsites on wife High byte of D/A digital value; triggers A/D BYSET+0 Function Address (2)

(1) The initialized values referred to in this table are the result of BRUNning QUICKI/O.

row byte of D/A digital value; doesn't trigger

Peripheral Control Register; initialized to \$8A

Auxiliary Control Register; initialized to SED

(2) BASEl=\$C000+N\*100, where N is the slot number.

high byte latch

Interrupt Enable Register

Interrupt Flag Register

BYZET+L

BYZET+E

BYZET+D

BYZEJ+C

BYZET+B

(3) Timers 6 and 1 here correspond to timers 1 and 2, respectively, in the VIA data sheets.

### Table IV: User 6522 Addresses and Functions(1)

| рвидаряке   |             |
|---|-------------|
| Alternate Port A Data Registerno effect on          | BYSES+E     |
| Interrupt Enable Register                           | BYZES+E     |
| Interrupt Flag Register                             | BY2E5+D     |
| Peripheral Control Register; initialized to \$88    | BYZES+C     |
| Auxiliary Control Register; initialized to \$01     | BYSES+B     |
| Shift register                                      | BYSES+Y     |
| Timer 3 High Byte                                   | BYZES+3     |
| Timer 3 Low Byte latched preset value (3)           | BYZES+8     |
| Timer 2 High Byte latched preset value              | BYZES+1     |
| Timer 2 Low Byte latched preset value               | BYZES+6     |
| · · · · · · · · · · · · · · · · · · ·               |             |
| Timer 2 High Byte data                              | BYZES+2     |
| Timer 2 Low Byte data (3)                           | BYZES+4     |
| Port A Data Direction Resister; initialized to \$00 | BYSES+S     |
| Port B Data Direction Register; initialized to \$FF | BYZES+S     |
| Port A (Input) Data Register                        | BY2E5+1     |
| Port B (Output) Data Register                       | BYSES+0     |
| roitanna  | Address (2) |

- (1) The initialized values referred to in this table are the result of BRUNning QUICKI/O.

  (2) BASEZ=\$C030+N\*\$100, where N is the slot number.
- (2) BASE2=\$C030+ $\bar{h}$ \*\$100, where N is the slot number. (3) Timers 2 and 3 here correspond to timers 1 and 2, respectively, in the VIA data sheets.

Table V: User 6522 Auxiliary Control Register (BASE2+\$0B)

| Result  | State          | BIF      |
|---|----------------|----------|
| Port A latch is disabled  | Ø              | Ø        |
| Port A latches data when CAl interrupt flag   | τ              | 0        |
| Ta set  |                |          |
| Port B latch is disabled  | 0              | ι        |
| Port B latches data when CBl interrupt flag   | Ţ              | ī<br>ī   |
| ta set  | -              | -        |
| A CONTRACT OF THE CONTRACT OF |                |          |
| Shift, register is disabled   | 0'0'0          | 2,5,4    |
| Shift in under control of timer 2   | T'0'0          | 2,5,4    |
| Shift in under control of external clock  | 0'T'0          | 2,5,4    |
| Free-running output at rate of timer 2  | 0'0'T<br>T'T'0 | Z'E'\$   |
| Shift out under control of timer 2  | 1'0'1          | 4,3,2    |
| Shift out under control of processor clock  | Ø'T'T          | 4,3,2    |
| spitt out under control of external clock   | τ'τ'τ          | 7,8,4    |
| Timer 3* acts as a one-shot interval timer  | 0              | S        |
| Timer 3 counts pulses on PB6  | τ              | <u>9</u> |
| Timer 2* generates a single interrupt after   | 0'0            | 914      |
| conveqomu to 0  |                | 044      |
| Timer 2 generates continuous interrupts at  | τ'0            | 9 *L     |
| free-running rate Timer 2 single interrupt mode; also   | Ø <b>'</b> T   | 91L      |
| pulses PB7  |                |          |
| Timer 2 free running mode; also outputs a   | τ'τ            | 9 1 L    |
| sdnste wave on PB7.   |                |          |

\*Timers 2 and 3 here correspond to timers 1 and 2 in the VIA data sheets.

Table VI: User 6522 Peripheral Control Register (BASE2+\$0C)

| CAl interrupt flag set by low to high transition on CAl on CAl interrupt flag set by high to low transition on CAS interrupt flag set by high to low transition Like 0,0,0 mode, but clear by writing logic lin interrupt register bit 0 can CAS interrupt flag set by low to high transition on CAI logic lin interrupt register by writing logic lin interrupt register bit 0 cated or write to port A; reset CAS high with handshake mode, Set CAS output low on a sective transition on CAI write output mode, Set CAS output low for pulse output mode, Set CAS output low for more cycle following a read or write to Port A manual output mode, Hold CAS output low for one cycle following a read or write to Port A manual mode; hold CAS output high | 0 T'T'T 0'T'T T'0'T  0'0'T T'T'0 0'T'0 0'T'0 T'0'0 | T'Z'E<br>T'Z'E<br>T'Z'E<br>T'Z'E<br>T'Z'E<br>T'Z'E<br>T'Z'E |
|--|--|---|
| on CAS input Like 0,0,0 mode, but clear by writing logic l in interrupt register bit 0 CAS interrupt flag set by low to high transition on CAS interrupt flag set by low to high transition Like 0,1,0 mode, but clear by writing logic l in interrupt register bit 0 Handshake mode, set CAS output low on a sctive transition on CAl Pulse output mode, set CAS output low for one cycle following a read or write to Port A Manual output mode, set CAS output low CAS CAS Interrupt flag set by high to low transition CBl interrupt flag set by high to low transition  | T'T'T 0'T'T T'0'T 0'0'T T'T'0 0'T'0 T'0'0          | T'Z'E<br>T'Z'E<br>T'Z'E<br>T'Z'E<br>T'Z'E                   |
| Like 0,0,0 mode, but clear by writing logic lin interrupt register bit 0 CAS interrupt flag set by low to high transition on CAS interrupt flag set by low to high transition on CAS input logic lin interrupt register bit 0 Handshake mode, Set CAS output low on a setive transition on CAl Pulse output mode, Set CAS output low for pulse output mode, Set CAS output low for one cycle following a read or write to Port A manual output mode, Hold CAS output low  Manual mode, hold CAS output low  CBl interrupt flag set by high to low transition   | T'T'T 0'T'T T'0'T 0'0'T T'T'0 0'T'0                | T'Z'E<br>T'Z'E<br>T'Z'E<br>T'Z'E<br>T'Z'E                   |
| in interrupt register bit 0  CAS interrupt flag set by low to high transition on CAS input Like 0,1,0 mode, but clear by writing logic 1 in interrupt register bit 0  read or write to Port A; reset CAS high with sctive transition on CAI Pulse output mode, Set CAS output low for pulse output mode, Set CAS output low for one cycle following a read or write to Port A manual output mode, Hold CAS output low  Manual mode, hold CAS output low  CBl interrupt flag set by high to low transition  | T'T'T 0'T'T T'0'T 0'0'T T'T'0 0'T'0                | T'Z'E<br>T'Z'E<br>T'Z'E<br>T'Z'E<br>T'Z'E                   |
| on CAS input Like 0,1,0 mode, but clear by writing logic 1 in interrupt register bit 0 Handshake mode. Set CAS output low on a read or write to Port A; reset CAS high with active transition on CAI Pulse output mode. Set CAS output low for one cycle following a read or write to Port A Manual output mode, Hold CAS output low Manual mode; hold CAS output low CBl interrupt flag set by high to low transition   | T'T'T<br>0'T'T<br>T'0'T<br>0'0'T<br>T'T'0          | T'Z'E<br>T'Z'E<br>T'Z'E<br>T'Z'E                            |
| Like 0,1,0 mode, but clear by writing logic 1 in interrupt register bit 0 Handshake mode. Set CA2 output low on a read or write to Port A; reset CA2 high with active transition on CA1 Pulse output mode. Set CA2 output low for one cycle following a read or write to Port A Manual output mode, Hold CA2 output low Manual mode; hold CA2 output low CB1 interrupt flag set by high to low transition  | T'T'T<br>0'T'T<br>T'0'T                            | 1'2'E<br>1'2'E<br>1'2'E                                     |
| Handshake mode. Set CA2 output low on a read or write to Port A; reset CA2 high with active transition on CA1 Pulse output mode. Set CA2 output low for one cycle following a read or write to Port A Manual output mode. Hold CA2 output low Manual mode; hold CA2 output high CB1 interrupt flag set by high to low transition   | T'T'T<br>0'T'T<br>T'0'T                            | 1'2'E<br>1'2'E  |
| active transition on CAl Pulse output mode. Set CA2 output low for one cycle following a read or write to Port A Manual output mode. Hold CA2 output low Manual mode; hold CA2 output high CBl interrupt flag set by high to low transition  | T'T'T<br>0'T'T                                     | 3'5'I<br>3'5'I  |
| Pulse output mode. Set CA2 output low for one cycle following a read or write to Port A Manual output mode, Hold CA2 output low Manual mode; hold CA2 output high CB1 interrupt flag set by high to low transition   | T'T'T<br>0'T'T                                     | 3'5'I<br>3'5'I  |
| one cycle following a read or write to Port A Manual output mode, Hold CA2 output low Manual mode; hold CA2 output high CBl interrupt flag set by high to low transition   | T'T'T<br>0'T'T                                     | 3'5'I<br>3'5'I  |
| Manual mode; hold CA2 output high to low transition  | τ'τ'τ  | 3,2,1   |
| CBl interrupt flag set by high to low transition   |  |   |
|  | Ø  | Þ   |
|  |  |   |
| on CBl interrupt flag set by low to high transition  | τ  | Þ   |
| ou CB1   | -  |   |
|  | 0'0'0  | 9'9'L   |
| transition on CB2 input<br>Like 0,0,0 mode, but clear by writing   | τ'0'0  | 5.9.7   |
| Todic j in interrupt register bit 3  | T / G / G  | S'9'L   |
|  | 0'T'0  | 9'9'L   |
| transition on CB2<br>Like 0,1,0 mode, but clear by writing   | 1'1'0  | S'9'L   |
| logic l into interrupt register bit 3  |  |   |
| Handshake mode. Set CB2 bigh with active write to Port B; reset CB2 high with active   | 0'0'τ  | S'9'L   |
| transition on CBl  |  |   |
| one cycle following a write to Port B  | T'0'T  | S'9'L   |
|  | 0'1'1  | 5'9'L   |
|  | T'T'T  | S 49 4 L  |

### Table VII: User 6522 Interrupt Control

#### INTERRUPT FLAG REGISTER (BASE2+\$0D)

|    |                                | the street and the street and the street |      |
|----|--------------------------------|--|------|
|    | or in enable register          | sud enabled                              |      |
|    | Clear bit in flag register     | Any of bits 0-6 set                      | L    |
| ЭŢ | Read low byte or write high by |  | 9    |
| 97 | Read low byte or write high by |  | . 5  |
|    | Read or write Port B           |  | Þ    |
|    | Read or write Port B           |  | 3    |
|    | Read or write shift register   | Completion of 8 shifts                   | 7    |
|    | Read or write Port A           | Active transition on CAl                 | Ţ    |
|    | Read or write Port A           | Active transition on CAS                 | Ø    |
|    |                                |  |      |
|    | רדבקובת של                     | Kg nag                                   | 3.10 |

### INTERRUPT ENABLE REGISTER (BASE2+\$0E)

| sets that enable bit                       |   |
|--|---|
| Writing logic l in any bit while bit 7=1   |   |
| clears that enable bit                     |   |
| 7 Writing logic 1 in any bit while bit 7=0 | _ |
| 6 Timer 2* Interrupt                       | 9 |
| 2 Limer 3* Interrupt                       | 3 |
| 4 CBl Interrupt                            | 7 |
| 3 CB2 Interrupt                            | E |
| S Shaff Register Interrupt                 | 2 |
| l CAl Interrupt Any bit=l enables inter    | [ |
| O CA2 Interrupt Any bit=0 disables inte    | 7 |
| it Enable Action                           | İ |

\*Timers 2 and 3 here correspond to timers 1 and 2 in the VIA description sheets.




FIGURE 1: Diagram of the ADALAB Interface Card, Connection Sockets, Jumper Select Options and Potentiometer Adjustments




FIGURE 2: Circuit Diagram for a 4-bit Digital to Analoq Converter. For more details and a circuit analysis, refer to H. V. Malmatadt and C. G. Enke, Digital Electronics for Scientists (W. A. Benjamin, Inc., New York, 1969), pp. 333-335.

|   | • |      |  |
|---|---|------|--|
| 0 |   |      |  |
|   |   |      |  |
| 0 |   |      |  |
|   |   |      |  |
|   |   |      |  |
|   |   |      |  |
| 0 |   | 49 × | Suite and the su |
|   | * |      |  |



# Versatile Interface Adapter (VIA) **WC26522**

- Shiff Register for Serial/Parallel and Parallel/Serial
- Fully Automatic Handshake Input Data Latching on Peripheral Ports Transfers
- Single +5V Supply • Independent Interrupt Control

• 2 Powerful Interval Timers

Fully TTL Compatible

Completely Static

• 8-Bit Bidirectional Data/Control Transfer

CMOS Compatible Peripheral Control Lines

DESCRIPTION

# The MCS65222 Versatile Interface Adapter (VIA) provides all of the capability of the MCS6520 Peripheral Adapter. In


Control of peripheral devices is handled primarily through two 8-bit bidirectional ports. Each line in these ports can be bidirectional data transfers between VIAs in a multiple processor system.


latching on the peripheral ports. Expanded handshaking capability over that of the MCS6520 allows control of addition, it offers a pair of powerful interval timers, a serial-to-parallel-to-serial shift register and input data

a pair of function control registers. This permits easy control of the many features of the device. pulses generated externally. Internal registers are organized into an interrupt flag register, an interrupt enable register and MCS65222's internal interval timer, permitting the generation of programmable-frequency square waves and for counting programmed to act as either an input or an output. Serveral peripheral IVO lines can also be controlled directly from the

## **BLOCK DIACRAM**

#### PIN CONFICURATION





the data bus (read operation). selected, data will be transferred out of the MCS6522 to register (write operation). If R/W is high and the chip is ferred out of the processor into the selected MCS6522 trolled by the R/W line. If R/W is low, data will be transbetween the MCS6522 and the system processor is con-Read/Write Line (R/W). The direction of data transfers

the data bus will be transferred into the selected MCS6222 selected, with Read/Write low and \$\Delta 2 \tau\$, the data on register are placed on the data bus. When the chip is Clock is high. At this time, the contents of the selected (CS1 = 1,  $\overline{CS2}$  = 0), Read/Write is high and the Phase Two high-impedance state except when the chip is selected system processor. The internal drivers will remain in the are used to transfer data between the MCS6522 and the Data Bus (DBO - DB7). The 8 bi-directional data bus lines

register, and interrupts from the chip. interface lines in the input state, disables the timers, shift (except T1, T2, and SR) to logic 0. This places all peripheral Reset (RES). The Reset input clears all internal registers

wire-ORed with other equivalent signals in the system. is "open drain" to allow the interrupt request signal to be correspondeing interrupt enable bit is a logic 1. This output goes low whenever an internal interrupt flag is set and the Interrupt Request (IRQ). The Interrupt Request output

drive peripheral devices under control of the MCS6522 of besu senil formon bine secul of the used to INTERFACE TO THE PERIPHERAL, This section contains a

drive one standard TTL load in the output mode. present one standard TTL load in the input mode and will sor through the internal control registers. These lines remodes of operation are controlled by the system procesinternal register under control of the CAT line. All of these Output Register and input data can be latched into an Register. The polarity of output pins is controlled by an to act as input or output under control of a Data Direction consists of 8 lines which can be individually programmed Peripheral A Port (PAO - PA7). The Peripheral A port

one standard TTL load in the output mode. one standard TTL load in the input mode, CA2 will drive CA1 is a high-impedance input only while CA2 represents system processor through the internal control registers. The various modes of operation are controlled by the trols the latching of data on Peripheral A Port input lines. corresponding interrupt enable bit. In addition, CA1 conoutputs. Each line controls an internal interrupt flag with a eral A control lines act as interrupt inputs or as handshake Peripheral A Control Lines (CA1, CA2). The two periph-

## NTERFACE TO THE PROCESSOR

system processor. lines which are used to interface the MCS6522 to the This section contains a description of the buses and control

time base for the various timers and shift registers on the the Phase Two Clock is high. In addition, \$2 acts as the WC2025S and the system processor take place only while Phase Two Clock (\$2). Data transfers between the

ister will be accessed when CS1 is high and CS2 is low. directly or through decoding. The selected MCS6522 regare normally connected to processor address lines either Chip Select Lines (CS1, CS2). The two chip select inputs

.f sldsT ni sixteen possible combinations access the registers shown internal MCS6522 register which is to be accessed. The address bus lines to allow the processor to select the ter select lines are normally connected to the processor Register Select Lines (RSO, RS1, RS2, RS3). The four Regis-

|                                   | Time Definit     | Select | Jansi8: | ), Ke | spje.      |
|-----------------------------------|------------------|--------|---------|-------|------------|
| Kemarks                           | Register         | OSA    | rsa     | RS2   | ESA        |
|                                   | ОКВ              | 1      | 1       | 1     | ٦          |
| Controls<br>Handshake             | AЯO              | н      | ו       | 1     | 1          |
|                                   | DDR8             | 1      | Н       | 1     | 1          |
|                                   | DDKA             | Н      | н       | 1     | 1          |
| Write Latch<br>Read Counter       | 1-11-1<br>1-10-1 | 1      | 1       | Н     | 1          |
| Trigger T1L-L/<br>T1C-L Transf.   | H-DIT            | Н      | ו       | Н     | 1          |
|                                   | 7-71.1           | 1      | Н       | H     | 1          |
|                                   | H-J1T            | н      | Н       | Н     | 1          |
| Write Latch<br>Read Counter       | T2L-1            | 1      | 1       | 1     | н          |
| Triggers T2L-L/<br>T2C-L Transfer | H-771            | н      | 1       | 1     | н          |
|                                   | SR               | 7      | Н       | 1     | Н          |
|                                   | YCB              | Н      | н       | 1     | Н          |
|                                   | РСК              | 7      | 1       | Н     | Н          |
|                                   | IFR              | н      | 1       | Н     | Н          |
|                                   | IER              | 1      | н       | Н     | Н          |
| No Effect                         | ANO              | н      | Н       | Н     | <u>H</u> _ |

data on the PA pins. With input latching enabled, IRA will reflect the contents of the Port A prior to setting the CA1 Interrupt Flag (IFR1) by an active transition on CA1.

The IRB register operates in a similar manner. However, for output pins, the corresponding IRB bit will reflect the corresponding IRB bit will reflect the actual pin. This allows proper data to be read into the processor if the output pin is not allowed to go to full voltage. With input latching enabled on Port B, setting CB1 interrupt flag will cause IRB to latch this combination of input data and ORB cause IRB to latch this combination of input data and ORB.

#### Handshake Control

Th MCS6522 allows positive control of data transfers between the system processor and peripheral devices through the operation of "handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port B lines (CB1, CB2) handshake on a write operation only.

Read Handshake. Positive control of data transfers from peripheral devices into the system processor can be accomplished using 'Read' handshaking. In this case, the peripheral device must generate 'Data Ready' to signal the processor that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a 'Data Taken' signal. The peripheral device responds by making new signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.

In the MCS6522, automatic "Read" handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The Data Ready signal will set an internal flag which may either interrupt the processor or be polled by software. The Data Taken signal can be either a pulse or a DC level which is set low by the system processor and cleated by the Data Ready signal. These options are shown in Figure 1 which illustrates the normal Read handshaking sequence.

Write Handshake. The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described for Read Handshaking. However, for "Write" handshaking, the processor must generate the "Data Ready" signal (through the the "Data Ready" signal (through the the "Data Ready" signal (through the PA port and the PB port on the MCS6522. CA2 or CB2 acts as a Data Ready output in either the DC level or pulse mode and CA1 or CB1 accepts the "Data Taken" signal from the peripheral device, setting the interrupt flag and clearing the "Data Ready" output. This sequence is shown in Figure 2.

Peripheral B Port (P60 - P87). The Peripheral B port consists of 8 bi-directional lines controlled by an output register and a Data Direction Register in much the same manner as the PA port. In addition, the polarity of the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the input mode and will drive one standard TTL load in the

Peripheral B Control Lines (CB1, CB2). The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode.

#### **OPERATION**

ontput mode.

This section contain a discussion of the various blocks of logic shown in the block diagram. In addition, the internal operation of the MCS6522 is described in detail.

#### Chip Access Control.


The Chip Access Control contains the necessary-logic to detect the chip select condition and to decode the Register. In ter Select inputs to allow access to the desired register. In addition, the RVW and \$\Phi\$2 signals are utilized to control the addition, the RVW and \$\Phi\$2 signals are utilized to control the direction and timing of data transfers. When writing into the MCS6522, data is fren transferred into a data input register cluring \$\Phi\$2. Data is then transferred into the desired internal VO line to change without "glitching." When the processor treads the MCS6522, data is transferred from the desired internal register directly onto the Data Bus during \$\Phi\$2.

#### Port A Registers, Port B Registers

Three registers are used in accessing each of the 8-bit peripheral ports. Each port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit of the Data pirection Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.

Each peripheral pin is also controlled by a bit in the Output Register (ORA, ORB) and an Input Register (IRA,IRB). When the pin is programmed to act as an output, the voltage on the pin is controlled by the corresponding bit of the Output Register. A 1 in the Output Register causes the pin to go high, and a 0 causes the pin to go low.

Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferred onto the Data Bus. With input latching disabled, IRA will always reflect the






Table 2. Writing to T1 Registers

| (A = W\A) noitstagO                                 | BSO | RS1 | RSZ | ESA |
|---|-----|-----|-----|-----|
| Write into low order latch.                         | ו   | ٦   | Н   | ٦   |
| Write into high order latch.                        | н   | ו   | н   | ٦   |
| Write into high order counter.                      |     |     |     |     |
| Transfer low order latch into                       |     |     |     |     |
| low order counter.                                  |     | 41  |     |     |
| Reset T1 interrupt flag.                            |     |     |     |     |
| Write low order latch.                              | 7   | Н   | Н   | 1   |
| Write high order latch.<br>Reset T1 interrupt flag. | Н   | Н   | Н   | 1   |

Timer 1 (11) Internations of two 8-bit latches and a 16-bit counter. The latches are used to store data to be loaded counter. The latches are used to store data to be loaded into the counter. After loading, the counter decrements as system clock rate. Upon reaching zero, an interrupt flast will be set, and IRQ will go low. The timer will then disable any further interrupts, or automatically transfer the content of the latches into the counter and continue to decrement. In addition, the timer can be instructed to decrement. In addition, the time can be instructed to invert the output signal on a peripheral pin each time it invert the output signal on a geripheral pin each time it belongs.

Writing T1. Operations which take place when writing to each of the four T1 addresses are shown in Table 2.

low. PB7 will return high when Timer 1 times out. The result is a single programmable width pulse.

#### **HON**

PB7 will act as an output if DDRB7 are logic 1, PB7 will however, if both DDRB7 and ACR7 are logic 1, PB7 will be controlled from Timer 1 and ORB7 will have no effect on the pin

unless it has been cleared. rupt. However, the T1 interrupt flag cannot be set again contents of the counter to determine the time since interclock rate. This allows the system processor to read the time the counter will continue to decrement at system rupt enabled), and the signal on PB7 will go high. At this Thinterrupt flag will be set, the IRQ pin will go low (interthe write operation. When the counter reaches zero, the abled, this signal will go low on the phase two following decrement at system clock rate. If the PB7 output is enthe low-order counter, and the timer will begin to the contents of the low-order latch will be transferred into high-order counter, the T1 interrupt flag will be cleared, T1C-H" operation. When the processor writes into the proper data before initiating the count-down with a "write necessary to assure that the low order latch contains the no effect on the operation of T1. However, it will be In the one-shot mode, writing into the high order latch has

free-Running Mode. The most important advantages associated with the latches in T1 are the ability to produce a continuous series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "free-running" mode.

In the free-running mode (ACR6 = 1), the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of contining to decrement from zero after a time-out the timer automatically transfers the contents of the latch into the counter (16 bits) and continues to decrement from there. The interrupt flag can be cleared by writing T1C-H, by reading T1C-L, or by writing directly into the flag as described below. However, witting directly into the flag as described below. However, it is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out

All interval timers in the MC56500 family devices are "retriggerable." Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer it will operate in this manner if the processor writes into the high order counter (T1C-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the loaded into the latches will determine the length of the

Note that the processor does not write directly into the low order counter (TIC-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter.

The second set of addresses allows the processor to write into the latch register without affecting the count-down in progress. This is discussed in detail below.

Reading T1 Registers. For reading the Timer 1 registers, the four sadresses relate directly to the four registers as shown in Table 3.

Table 3. Reading T1 Registers

| (1) - 110 th college                                    | 030 | -30  | 030 | -30 |
|---|-----|------|-----|-----|
| Operation (R/W = H)                                     | RSO | I CM | RS2 | RS3 |
| Resed T1 low order counter.<br>Reset T1 interrupt flag. | 1   | 7    | Н   | ٦   |
| Read T1 high order counter.                             | Н   | ٦    | Н   | ٦   |
| Read Ti low order latch.                                | 7   | Н    | Н   | 7   |
| Read T1 high order latch.                               | Н   | Н    | Н   | ٦   |

**Timer 1 Operating Modes.** Two bits are provided in the Auxiliary Control Register to allow selection of the T1 operating modes. These bits and the four possible modes are shown in Table 4.

Table 4. Ti Operating Modes

| эроМ   | ACR6<br>"Free-Run"<br>Enable | ACR7  Cutput  Enable |
|--|------------------------------|----------------------|
| Cenerate a single time-out in-<br>terrupt each time T1 is loaded.<br>PB7 disabled. | 0                            | 0                    |
| Cenerate continuous inter-<br>rupts. PB7 disabled.                                 | L                            | 0                    |
| Cenerate a single interrupt and an output pulse on PB7 for each T1 load operation. | 0                            | Ĺ                    |
| Cenerate continouos inter-<br>rupts and a square wave out-<br>put on PB7.          | L                            | L                    |

One-Shot Mode. The interval timer one-shot mode allows generation of a single interrupt for each timer load operation. As with any interval timer, the delay between the "write T1C-H" operation and generation of the data loaded into the timing counter. In addition to generating a single interrupt, Timer 1 can be programmed to produce a single negative Timer 1 can be programmed to produce a single negative pulse on the PB7 peripheral pin. With the output enabled

ter. These bits can be set and cleared by the system processor to select one of the operating modes.

SR Input Modes, Bit 4 of the Auxiliary Control Register selects the input or output modes. There are three input modes and four output modes, differing primarily in the source of the pulses which control the shifting operation. With ACR4 = 0 the input modes are selected by ACR3 and ACR2 as shown in Table 6.

Table 6. SR Input Mode Selection

| SpoM  | ACR2 | <b>EMDA</b> | <b>ACR4</b> |
|---|------|-------------|-------------|
| Shift Register <u>Disabled</u>                  | 0    | 0           | 0           |
| Shift in under control of Timer 2               | L    | 0           | 0           |
| Shift in at System Clock Rate                   | 0    | L           | 0           |
| Shift in under control of external input pulses | L    | l           | 0           |

SR Output Modes. The four Shiff Register Output Modes are selected by setting the Input/Output Control Bit (ACR4) to a logic 1 and then selecting the specific output mode with ACR3 and ACR2. In each of these modes the Shift Register shifts data out of Bit 7 to the CB2 pin. At the same time the contents of Bit 7 are shifted back into Bit 0. As in the input modes, CB1 is used either as an output to provide shifting pulses out or as an input to allow shifting from an external pulse. The four modes are shown in from an external pulse. The four modes are shown in

Table 7. SR Output Mode Selection

| opo//   | Cust | CLOT | 745  |
|---|------|------|------|
| SholM   | ACR2 | ACR3 | ACK4 |
| Shift out – Free-running mode.<br>Shift rate controlled by T2.          | 0    | 0    | i    |
| Shift out – Shift rate controlled by T2. Shift pulses generated on CB1. | L    | 0    | ı    |
| Shift out at system clock rate.   | 0    | L    | L    |
| Shift out under control of an external pulse. on OB, (                  | ι    | l.   | ı    |

Interrupt Controlling interrupts within the MCS6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signalling to the processor that an active interrupt exists, Interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the conditions which exist within the chip or on inputs to the conditions which exist within the chip or on inputs to the conditions which exist within the chip interrupt has the microprocessor must examine these flags in order the microprocessor must examine these flags in order the microprocessor must examine these flags in order them inghest to lowest priority. This is accomplished by from highest to lowest priority. This is accomplished by

Timer 2 operates as an interval timer (in the "one-shot" mode only), or as a counter for negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write only" low-order latch (TZL-L), a "read-only" low-order counter and a read/write high-order counter. The counter registers act as a 16-bit counter which decrements at \$\Phi\$2 rate.

Timer 2 addressing is summarized in Table 5.

Table 5. T2 Addressing

|                                      |   |   | - | RSS |   |
|--------------------------------------|---|---|---|-----|---|
| Read T2-L<br>Clear Interrupt<br>flag | Write T2L-L   | 1 | ٦ | 1   | н |
| Кеад Т2С-Н                           | Write T.2C-H<br>Transfer T.2L-L to<br>T.2C-L<br>Clear Interrupt<br>flag | н | ٦ | 1   | н |

12 Interval Timer Mode. As an interval timet, T2 operates in the "one shot" mode similar to T1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, the counter will continue to decrement. However, setting of the interrupt flag will be counter continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag is cleared by reading T2C-L or py writing T2C-H.

T2 Pulse-Counting Mode. In the pulse-counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to recessary to rewrite T2C-H to allow the interrupt flag to mecessary to rewrite T2C-H to allow on the leading edge \$\partial{\text{def}} \text{.} The pulse must be low on the leading edge \$\partial{\text{def}} \text{.} The pulse must be low on the leading edge \$\partial{\text{def}} \text{.} \text{.} The pulse must be low on the leading edge \$\partial{\text{def}} \text{.} \text{.} The pulse must be low on the leading edge \$\partial{\text{def}} \text{.} \text{.} The pulse must be low on the leading edge \$\partial{\text{def}} \text{.} The pulse must be low on the leading edge \$\partial{\text{def}} \text{.} The pulse must be low on the leading edge \$\partial{\text{def}} \text{.} The pulse must be low on the leading edge \$\partial{\text{def}} \text{.} The pulse must be low on the leading edge \$\partial{\text{def}} \text{.} The pulse must be applied to the leading edge \$\partial{\text{def}} \text{.} The pulse must be leading edge \$\partial{\text{def}} \text{.} The pulse must be applied to the leading edge \$\partial{\text{def}} \text{.} The pulse must be applied to the leading edge \$\partial{\text{def}} \text{.} The pulse must be applied to the leading edge \$\partial{\text{def}} \text{.} The pulse must be applied to the leading edge \$\partial{\text{def}} \text{.} The pulse must be applied to the leading edge \$\partial{\text{def}} \text{.} The pulse must be applied to the leading edge \$\partial{\text{def}} \text{.} The pulse must be applied to the leading edge \$\partial{\text{def}} \text{.} The pulse must be applied

Shift Register (SR) performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling shifting in external devices. The control bits which allow control of the various shift register control bits which allow control of the various shift register.

All to 0-3 stiff .e sldaT

| TT grifting TT high order latch.           |                          |      |
|--|--------------------------|------|
| Reading T1 low order                       | Time-out of Timer 1.     | 9    |
| counter. Writing T2<br>high order counter. |                          |      |
| Reading T2 low order                       | Time-out of Timer 2.     | S    |
| Port Output Register                       | ignal on the CB1 pin.    |      |
| 8 arl gritiny to gribses                   | Active transition of the | t    |
| Port Output Register.                      | signal on the CB2 pin.   |      |
| Reading or writing the B                   | Active transition of the | 3    |
| Shift Register.                            | stitts                   |      |
| Reading or writing the                     | Completion of eight      | 7    |
| (ORA) using address<br>(000).              |                          |      |
| A Port Output Reigster                     | signal on the CA1 pin.   | i    |
| Reading or writing the                     | Active transition of the | L    |
| (ORA) using address 1000;                  | £.                       |      |
| A Port Output Register                     | signal on the CA2 pin.   |      |
| Reading or writing the                     | Active transition of the | 0    |
| Cleared by                                 | Set by                   | # Ha |

Setting selected bits in the IER is accomplished by writing to the same address with Bit 7 in the data word set to a logic 1. In this case, each 1 in Bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows convenient control of interrupts during system operation.

In addition to setting and clearing IER bits, the processor can read the contents of this register by placing the proper address on the register select and chip select inputs with the R/W line high. Bit 7 will be read as a logic 0.

Function Control of the various functions and operating modes within the MCS6522 is accomplished primarily through two registers, the Peripheral Control Register (PCR), and the Auxiliary Control Register (ACR). The PCR is used primarily to select the operating mode for the four peripheral control pins. The Auxiliary Control Register selects the operating mode for the interval timers (T1, T2), and the Shift erating mode for the interval timers (T1, T2), and the Shift

Peripheral Control Register (PCR). The Peripheral Control Register is organized as shown in Figure 3.

Figure 3. PCR Organization

Register (5R).

| Control |      |     |     | Control |     |     |     |                      |
|---------|------|-----|-----|---------|-----|-----|-----|----------------------|
| CA1     | lott | Con | CVS | เลว     | lon | Con | CB5 | noitonu <sup>:</sup> |
| 0       | L    | 7   | ε   | þ       | S   | 9   | 4   | # 118                |

reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions to detect an active interrupt.

Associated with each interrupt flag is an interrupt enable bit. This bit can be set or cleared by the processor to enable interrupting the processor from the corresponding interrupt flag. If an interrupt flag is set to a logic 1 by an interrupt flag. If an interrupt flag is set to a 1, the Interrupt Request Output (IRQ) will go low. IRQ is an "open-collector" output which can will go low. IRQ is an "open-collector" output which can per "wire-ORed" with other devices in the system to interrupt the processor.

In the MCS6522, all the interrupt flags are contained in one register (see Table 8). In addition, Bit 7 of this register will be read as a logic 1 when an interrupt exists within the chip. This allows convenient polling of several devices within a system to locate the source of an interrupt.

Table 8. Interrupt Flags

| 0   | L   | 7           | 3   | <b>b</b> | S  | 9  | ۷                        |   |
|-----|-----|-------------|-----|----------|----|----|--------------------------|---|
| ζγς | נ∀ט | <b>A</b> \$ | CB2 | raɔ      | ΣŢ | ΙŢ | IRQ                      | ı |
| ζγ⊃ | CA1 | ЯS          | CB7 | rao      | 21 | ŧΙ | Set/<br>clear<br>control |   |

Pilag Flag Register Interrupt Insable Register

**Interrupt Flag Register (IFR).** The IFR is a read-bit-clear register. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the  $\overline{\text{IRQ}}$  and output. This bit corresponds to the logic function:  $\overline{\text{IRQ}} = \overline{\text{IFR}} \times \overline{\text{IFR}} + \overline{\text{IFR}} \times \overline{\text{IFR}} \times \overline{\text{IFR}} + \overline{\text{IFR}} \times \overline{\text{IFR}} \times \overline{\text{IFR}} + \overline{\text{IFR}} \times  

Bits six through zero are latches which are set and cleared as shown in Table 9.

IFR Bit 7 is not a flag. Therefore, this bit is not directly cleared by writing a logic 1 into it. It can only be cleared by cleared by writing all the register or by disabling all the active interrupts.

Interrupt Enable Register (IER). For each interrupt flag in IFR, there is a corresponding bit in the Interrupt Enable Register. The system processor can set or clear selected bits in this register to facilitate controlling individual interrupts without affecting others. This is accomplished by writing to address 1110 (IER address). If Bit  $\Sigma$  of the data placed on the system data bus during this write operation is a 0, each 1 in Bits 6 through 0 clears the corresponding bit in the Interrupt Enable Register. For each zero in bits 6 bit in the Interrupt Enable Register. For each zero in bits 6 through 0, the corresponding bit is unaffected.

Table 10. CA2 Operating Mode Selection

| Ì | Mode  | PCR1 | PCR2 | ESD4 |
|---|---|------|------|------|
|   | Input mode. Set CA2 interrupt<br>flag (IFRO) on a negative transition<br>of the input signal. Clear IFRO on a<br>read or write of the Peripheral A<br>Output Register.      | 0    | 0    | 0    |
|   | Independent interrupt Input mode. Set IFRO on a negative transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 interrupt flag.                  | L    | 0    | 0    |
|   | Input mode. Set CA2 interrupt<br>flag on a positive transition of the<br>CA2 input signal. Clear the IFR0<br>with a read or write of the Periph-<br>eral A Output Register. | 0    | L    | 0    |
|   | Independent interrupt input mode. Set IFRO on a positive transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 interrupt flag.                  | L    | L    | 0    |
|   | Handshake output mode. Set<br>CA2 output low on a read or write<br>of the Peripheral A Output Regis-<br>ter. Reset CA2 high with an active<br>transition on CA1.            | 0    | 0    | L    |
|   | Pulse Output mode. CA2 goes low for one cycle following a read or write of the Peripheral A Output Register.  | L    | 0    | L    |
|   | Manual output mode. The CA2 output is held low in this mode.  | 0    | ι    | L    |
|   | Manual output mode. The CA2 output is held high in this mode.   | ı    | L    | L    |

Each of these functions is discussed in detail below.

#### 1. CA1 Control

Le a logic 1, the flag will be set by a positive transition. transition (high to low) of the signal on the CA1 pin. If PCR0 logic 0, the CA1 interrupt flag will be set by a negative signsl applied to the CA1 interrupt input pin. If this bit is a Bit 0 of the PCR selects the active transition of the input

### 2. CA2 Control

tive active transition as described above for CA1. input modes can operate with either a positive or a negaavailable for resetting the interrupt flag. Each of these two operates in two modes, differing primarily in the methods input or as a peripheral control output. As an input, CA2 The CA2 pin can be programmed to act as an interrupt

ating modes are selected as shown in Table 10. for the serial operations described above. The CA2 oper-"write" handshaking in a system which uses CB1 and CB2 sqded flexibility allows the processor to perform a normal performed on the CA2 and CB2 pins of the MCS6520. This In the output mode, the CA2 pin combines the operations

place on the peripheral I/O ports. interrupts which are independent of any operations taking ate IFR bit. This mode allows the processor to handle flag must be cleared by writing a logic 1 into the appropri-ORA register has no effect on the CA2 interrupt flag. This In the independent input mode, writing or reading the

#### 3. CB1 Control

the CB1 pin. will still respond to the selected transition of the signal on register clock signals. In this mode the CB1 interrupt flag enabled, CB1 will act as an input or output for the shift above for CA1. If the Shift Register function has been operates in exactly the same manner as that described Control of the active transition of the CB1 input signal

Each of these functions is described in detail below.

#### 1. PA Latch Enable

output modes. input latching can be used with any of the CA2 input or can change without affecting the data in the latches. This CA1 interrupt flag is set, the data on the peripheral pins latches being transferred into the processor. As long as the interrupt flag is set. Reading the PA port will result in these input pins will be latched within the chip when the CA1 P8 ports. In this mode, the data present on the peripheral A The MCS6522 provides input latching on both the PS and

combined with output pins on the peripheral ports. ning on the part of the system designer if input latching is the ORA. Proper system operation requires careful planlatches. This may or may not reflect the data currently in in the latches). For output pins, the processor still reads the always reads the data on the peripheral pins (as reflected It is important to note that on the PA port, the processor

latches will directly reflect the data on the pins. Control Register to a logic 1. As long as this bit is a 0, the Input latching is enabled by setting Bit 0 in the Auxiliary

## 2. PB Latch Enable

417

processor always reads the input latches. act as an input or an output. As with the PA port, the (ORB), depending on whether the pin is programmed to voltage on the pin or the contents of the Output Register the Peripheral B port, the input latch will store either the manner as that described for the PS port. However, with Input latching on the PB port is controlled in the same

Table 12. The Shift Register operating mode is selected as shown in 3. Shift Register (SR) Control

Table 12. 5R Operating Mode Selection

|   |   | <b>EXDA</b> |   |  |  |  |
|---|---|-------------|---|--|--|--|
| Shift Register Disabled.                              | 0 | 0           | 0 |  |  |  |
| Shift in Under Control of Timer 2.                    | L | 0           | 0 |  |  |  |
| Shift in Under Control of System<br>Clock.            | 0 | L           | 0 |  |  |  |
| Shift in Under Control of External<br>Clock Pulses.   | L | ī           | 0 |  |  |  |
| Free-running Output at Rate<br>Determined by Timer 2. | 0 | 0           | ι |  |  |  |
| Shift Out Under Control of Timer 2.                   | ı | 0           | L |  |  |  |
| System Clock.   | 0 | ı           | ı |  |  |  |
| Shift Out Under Control of External Clock Pulses.     |   |             |   |  |  |  |

CA2, and are selected as shown in Table 11. modes are very similar to those described previously for function of the three high-order bits of the PCR. The CB2 With the serial port disabled, operation of the CB2 pin is a 4. CB2 Control

Table 11. CB2 Operating Mode Selection

| shoM   | PCRS | PCR6 | PCR7 |
|--|------|------|------|
| Interrupt input mode. Set CB2 interrupt flag (IFR3) on a negative transition of the CB2 input signal. Clear IFR3 on a read or write of the Peripheral B Output Register. | 0    | 0    | 0    |
| Independent interrupt input mode. Set IFR3 on a negative transition of the CB2 input signal. Reading or writing ORB does not clear the CA2 interrupt flag.               | L    | 0    | 0    |
| Input mode. Set CB2 interrupt flag<br>on a positive transition of the CB2<br>input signal. Clear the CB2 inter-<br>rupt flag on a read or write of<br>ORB.               | 0    | _    | 0    |
| Independent input mode. Set IFR3 on a positive transition of the CB2 input signal. Reading or writing ORB does not clear the CB2 inter-rupt flag.                        | L    | L    | 0    |
| Handshake output mode. Set CB2 low on a write ORB operation. Reset CB2 high with an active transition of the CB1 input signal.   | 0    | 0    | L    |
| Pulse output mode. Set CB2 low for one cycle following a write ORB operation.  | L    | 0    | L    |
| Manual output mode. The CB2 output is held low in this mode.   | 0    | L    | L    |
| Manual output mode. The CB2 output is held high in this mode.  | L    | ι    | L    |

shown in Figure 4. here as a convenient reference. ARC organization is viously. However, a summary of this register is presented in the Auxiliary Control Register have been discussed pre-Auxiliary Control Register (ACR). Many of the functions

Figure 4. ACR Organization

| ı | PA<br>Latch<br>Enable |   | Ic | Regi<br>ontro |   |   | r<br>loti | T<br>NO | notion |
|---|-----------------------|---|----|---------------|---|---|-----------|---------|--------|
|   | 0                     | L | 7  | 3             | • | S | 9         | 4       | # 1/8  |

Table 13. Ti Mode Selection

| Mode is a spoke                               | <b>ACR6</b> | ZXDY |
|---|-------------|------|
| One-shot Mode- Output to PB7 Disabled.        | 0           | 0    |
| Free-running Mode- Output to PB7<br>Disabled. | ·           | 0    |
| One-shot Mode- Output to PB7 Enabled.         | 0           | L    |
| Free-running Mode. Output to PB7 Enabled.     | L           | L    |

any voltage higher than maximum rated voltages. damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of This device contains circuitry to protect the inputs against CAUTION

> mode. If ACR5 = 1, Timer 2 acts to count a predetermined If ACR5 = 0, T2 acts as an interval timer in the one-shot 4. T2 Control


# 5. T1 Control number of pulses on pin PB6.


with the PB7 output control enabled or disabled. These modes are selected as shown in Table 13. abom grinnun-eert to tone-eno ent ni setstego i temil


#### ABSOLUTE MAXIMUM RATINGS

| iinU       | Value        | lodmy2          | Parameter             |
|------------|--------------|-----------------|-----------------------|
| οPΛ        | 0.7+ 0) 8.0- | οοV             | Supply Voltage        |
| ργ         | 0.7+ of £.0- | ν <sup>in</sup> | input Voltage         |
|            |              |                 | Operating Temperature |
| <b>D</b> . | 0/+ 010      | VΤ              | Kange                 |
|            | 0321 1133    | _               | Storage Temperature   |
| J.         | 051+0) 55-   | 8)s             | Kange                 |

| lodmy          | Parameter                               | niM          | qyT             | XEM          | ΣiπU         | Test Conditions  |  |
|----------------|---|--------------|-----------------|--------------|--------------|--|--|
| нγ             | egstloV dgiH tuqril<br>(noisseqo ismon) | +2.4         |                 | οοV          | ρρΛ          | -  |  |
| 71/1           | Input Low Voltage (normal operation)    | €.0-         |                 | <b>Þ</b> '0+ | ъЬ∨          |  |  |
| N              | Input Leakage Current                   |              | 0.1±            | ∓3.5         | οργπ         | $CV1' \oplus 5$<br>$B \setminus AA' \times BE2' \times B20' \times B21' \times B23' \times B21' \times B23' \times B21' \times B23' \times B21' \times B23' \times B2' $ |  |
| ISI            | Off-State Input Current                 |              | 0.2±            | 0l ∓         | opγ#         | $V_{\text{In}} = .4 \text{ to } 2.4 \text{ V}$<br>$V_{\text{CC}} = \text{Max, D0 to D7}$   |  |
| н              | Input High Current                      | -100         | 052-            |              | γγας         | bV0 - bV2' CV3' b80 - b82' C81' C83<br>$\Lambda^{H} = 5'4 \Lambda$   |  |
| 1              | Input Low Current                       |              | 0.1-            | 9.1-         | ⊃bAm         | $\Lambda^{\parallel} = 0.4 \text{ Vdc}$<br>$\Phi = 0.4 \text{ Vdc}$  |  |
| ю,             | 9gsslo√ rigiH ≀uqtuO                    | 5.4          |                 |              | эр∧          | $V_{CC}$ = min, $I_{load}$ = -100 $\mu$ Adc<br>PAO - PA7, CA2, PBO - PB7, CB1, CB2   |  |
| 10/            | Output Low Voltage                      |              |                 | <b>4.0+</b>  | ÞΛ           | V <sub>CC</sub> = min, I <sub>load</sub> ≈ 1.6 mAdc  |  |
| НО             | Output High Current (gnizruoz)          | 00r-<br>0.£- | 0001 –<br>0.2 – |              | ργας<br>ωγας | $\Lambda^{OH} = 1.2 \text{ A}' \text{ BBO} - \text{BB2' CB1' CB5}$ $\Lambda^{OH} = 5.4 \text{ A}$  |  |
| 10             | Output Low Current<br>(sinking)         | 91.          |                 |              | mAdc         | .yov = 0.4 √dc.  |  |
| ilo            | Output Leakage Current<br>(off state)   |              | 1.0             | OL           | эр∀и         | <u> </u>   |  |
| u <sub>i</sub> | Input Capacitance                       |              |                 | 0.7<br>0f    | ₹q<br>₹q     | $L_A = 25 \circ C$ , $f = 1 \text{ Mhz}$<br>$R/W$ , $\overline{RES}$ , REO, RS1, RS2, RS3, CS1, CS2<br>$R/W$ , $\overline{RES}$ , REO, RS1, RS2, RS3, CS1, CS2   |  |
|                |   |              |                 | 70           | ЪĘ           | © Z input<br>GB2, CB2  |  |
| 100            | Ouput Capacitance                       |              |                 | ΟL           | ₫d           | T <sub>A</sub> = 25 °C, f = 1 Mhz  |  |
| Pa             | Power Dissipation                       |              |                 | 1000         | MW           |  |  |








AC CHARACTERISTICS TA =  $0^{\circ}$ C to  $+17^{\circ}$ C,  $V_{CC} = 5V \pm 5\%$  (unless otherwise specified)

| July 1 | XEM | qyT | niM  | Parameter  | lodmya                 |
|--------|-----|-----|------|--|------------------------|
| Şu     |     |     | 08r  | READ CYCLE (Figure 22, loading 130 pF and one TTL load) Delay Time, Address Valid to Clock Positive Transition | , SOA <sup>T</sup>     |
| Sn     | S6E |     |      | Delay Time, Clock Positive Transition to Data Valid on Bus   | Tcon                   |
| Su     |     |     | 300  | Peripheral Data Setup Time   | TPCR                   |
| Sn     |     |     | Of   | Data Bus Hold Time   | янТ                    |
| ςu     | 52  |     |      | Rise and Fall Time For Clock Input   | T <sub>RC</sub><br>Tgr |
|        | 52  |     | 74.0 | Enable Pulse Width   | л                      |
| Su     | 1   |     | 180  | Delay Time, Address Valid to Clock Positive Transition   | TACW                   |
| ςu     |     |     | 300  | Delay Time, Data Valid to Clock Negative Transition  | TDCW                   |
| Şu     |     |     | 08F  | Delay Time, Read/Write Megative Transition to Clock Positive Transition  | WOWI                   |
| Şu     |     |     | 01   | 9miT bloH au8 sisG   | WHT                    |
| St     | 0.1 |     |      | Delay Time, Enable Megative Transition to Peripheral Data Valid  | Taw                    |
| Su     | 0.2 |     |      | Delay Time, Clock Megative Transition to Peripheral Data Valid CMOS ( $V_{\rm CC}=30\%$ )                      | TCMOS                  |

#### Peripheral Interface Characteristics

| lodiny | rotameter  | niM | qyī | xsM | JinU |
|--------|--|-----|-----|-----|------|
| RF     | Rise and Fall Time For CA1, CB1, CA2 and CB2 Input Signals.  |     |     | 0.1 | Sil  |
| zγɔ    | Delay Time, Clock Megative Transition to CA2 Megative Transition (Read Handshake or Pulse Mode).       |     |     | 0.r | SH   |
| เม     | Delay Time, Clock Megative Transition to CA2 Positive Transition (Pulse Mode).                         |     |     | 0.1 | Srl  |
| KSZ    | Delay Time, CA1 Active Transition to CA2 Positive Transition (Handshake Mode).                         |     | 1   | 2.0 | Su   |
| SHW    | Delay Time, Clock Positive Transition to CA2 or CB2<br>Negative Transition (Write Handshake).          |     |     | 0.1 | SH   |
| DC     | Delay Time, Peripheral Data Valid to CB2 Negative<br>Transition.                                       | 0   |     | Z.r | SII  |
| R\$3   | Delay Time, Clock Positive Transition to CA2 or CB2<br>Positive Transition (Pulse Mode).               |     |     | 0.1 | Sil  |
| PSA    | Delay Time, CB1 Active Transition to CA2 or CB2 Positive Transition (Handshake Mode).                  |     |     | 2.0 | SH   |
| 1      | Delay Time, Peripheral Data Valid to CA1 or CB1 Active<br>Transition (Input Latching).                 | 300 |     |     | ςu   |
| LAR    | Delay Time, CB1 Megative Transition to CB2 Data Valid (Internal SR Clock, Shift Out).                  |     |     | 300 | ςu   |
| SR2    | Delay Time, Megative Transition of CB1 Input Clock to<br>CB2 Data Valid (External Clock, Shift Out).   |     |     | 300 | şu   |
| ERR    | Delay Time, CB2 Data Valid to Positive Transition of CB3 Clock (Shift In, Internal or External Clock). |     |     | 300 | gu   |
| Mdl    | Pulse Width – P86 Input Pulse  | 7   |     |     | 511  |
| ICM    | Pulse Width – CB1 Input Clock  | 7   |     |     | Sil  |
| Sc     | Pulse Spacing PB6 Input Pulse  | 7   |     |     | St   |
| 50     | Pulse Spacing — CB1 Input Pulse  | 7   |     |     | Sul  |



Interactive Microware, Inc. P.O. Box 771 State College, Pa 16801 (814) 238-8294



Using the ADALAB A/D Converter with Curve Fitter, VIDICHART' and Other BASIC Programs

The machine language subroutine listed on the next page allows you to use the ADALAB(tm) A/D converter from a BASIC program. To use this program, enter the ROM Monitor (type CALL -151 in BASIC) and type 320; AD 03 60..etc., copying the hexadecimal numbers from the bottom of the column listing, with a space between each number. Then, return to BASIC (press RESET) and type BSAVE ADOBJ, A\$320, L\$50. Your BASIC program must begin with LOMEM: 24576; D%=0 to ensure that the value of D% is stored at the right place. To read the A/D value, set D% to the slot number of your ADALAB card and CALL 800. On return, D% contains number of your ADALAB card and CALL 800. On return, D% contains number of your ADALAB card and the A095 and the most positive woltage is 4095. Over-range is indicated by -8192 or 8192, voltage is 4095.

To modify Curve Fitter so that the Control Y command reads changes exactly. Then, type SAVE CURFITAD to save this new version.

SOIO D#=STOT: CALL AD: VO=D%: RETURU
2900 IF AD=0 THEN SLOT=2: AD=800: PRINT: PRINT CD\$"BLOAD ADOBJ, A"AD
10 HIMEM: 38399: LOMEM: 24576: D%=0: DIM IN\$(50), D(1000), DD(5,2): MX=1000

To modify VIDICHART(tm) so that the ADC command will access the ADALAB A/D converter, type LOAD VIDICHART and then type the following changes exactly. Then, type SAVE VIDICHARTAD to save this new version. When using the ADC command, the slot number of Your ADALAB card must be typed for the channel number (#CHAN). The change in line 948 causes VIDICHART to return to the primary menu when you type Control X during a secondary menu entry. The change in line 948 causes VIDICHART to return to the primary menu when you type Control X during a secondary menu entry.

INDE IE OD<7 OF OP 0 OD>7 COTO 72 948 IE N<7 OF N>NT-NO+1 THEN BEINT CHES(7): COTO 932 94 CD2 = CHES(4)

FOR J=0 TO DLY: NEXT: U=USR(H): TEXT: RETURN

1015 FOR I=0 TO US: D\$=OP: CALL AD: D\$(I,B0)=D\$: U=USR(N):

1015 FOR J=0 TO DLY: NEXT: NEXT: U=USR(H): TEXT: RETURN

```
STЯ
                                              0410 STA DPER
8410 RTS
                                                                 9249
                                                                                   4920
                                                                          800560
                                                                                   3920
                                   LDA DPER
                                                                         291F
                                                                                   ₩920
                                                            8230 PLUS
                                                                          AD0260
                                                                                   2920
                                                                          09
                                                                                   9920
                                                                   0280
                                                 STS
                                             STA DPER
                                                                 0220
                                                                          800260
                                                                                   2920
                                      ORA #$E0
COR #$FF
                                                                 0240
0220
                                                                          0360
                                                                                   1920
                                                                            49FF
                                                                                   022E
                                                                          #PD0260
                                                           0220
                                         STA DPER+01
                                                                          800260
                                                                                   6920
                                         E08 #$FF
                                                                          49FF
                                                                                   2920
                                        LDA DPER+01
                                                                                   $229
                                                           0210 WING
                                                                          PD0260
                                                                         D012
                                           BNE PLUS
AND #$20
                                                                                   ZS20
                                                                   0200
                  STA DPER+01
STA DPER
STA DPER
STA DPER
STA DPER
                                                                   9629
                                                                            9262
                                                                                   0220
                                                                         8D0560
                                                                                   0740
                                                                   0820
                                                                        024A AD20C2
                                                                   0220
                                                                   929
                                                                        800260
                                                                                   2450
                         LDA BASE1+10
                                                                   0520
                                                                          PDIOCS
                                                                                  9244
                                                            ADRZ
                                                                        E0E9
                       BEC MUIL
UND #$10
                                                                   9249
                                                                                   242
                                                                                   0240
                                                                   0520
STA READ+02

STA READ+02

STA BASE1+0C

                                                                       8000CS
                                                                                   022D
                                                            TIAW
                                                                   0220
                                                            READ
                                                                   0770
                                                                                   9229
                                                            PDRI
                                                                   0020
                                                                        8D0CCS
                                                                                   2220
                                                                   0610
                                                                           4864
                                                                                   9222
                                                                   8D2E02 0180
                                                                                   0225
                                                                 802002 0150
                                                                                  025E
  SIGHT STATE OF THE STATE OF THE STATE OF THE CALL STATES OF THE STATES OF THE CALL STATES OF THE STATES OF T
                                                                 8D4C02 0160
                                                                                   025C
                                                     807602 0120 819
802302 0140 819
8060 0120 900
819
                                                                                   6220
STA ADRI+02 1010 IF AD = 0 THEN AD = 800: PRINT
                                                                                   9220
                                            UDC #≉CO
                                                                                   0254
                                                                                   0252
    25 0708 5 < 90 90 1 > 90 91 8001
                                     0102 081 700
0105 084 0520
0100 084 0520
                                          PD0200 0110 PDCONN FDW DEEK+01
                                                                                   0220
                                82
   NSK ( - 2011): BOKE XC'0:N =
                                          086 0520
   1000 GOSAB 80:A = ASK (B0 + 1) +
                                             0050 BHZET ECH CŠ00
                             0010 DEER EGN 6002 3LIST 1000-
                                           SHITUOR OVE BAJACAS
                                                                   6000
                                           : TITLE ADOBJ
                                                  The self-control of the self-than the self-than
```

6 6 .



# Interactive Microware, Inc. P.O. Box 771 State College, Pa 16801 (814) 238-8294

# MITH THE MICROSOFT Z-8Ø SOFTCARD MODIFICATIONS OF QUICKI/O TO AVOID INTERFERENCE

During initialization of QUICKI/O, the program addresses each interface slot of the Apple computer to determine whether an ADALAB card resides there. Unfortunately, when a Z-80 Softcard is used, this turns on the Z-80 processor and leaves you in limbo. To avoid this problem, BLOAD QUICKI/O, A\$8DØD and then CALL-151 to enter the monitor. At location \$8D/D, you will enter the number of ADALAB cards you have in your system and at \$8D/VE and thereafter, you will enter the numbers of the slots they occupy, plus \$CO. For example, if you have of the slots they occupy, plus \$CO. For example, if you have system and at \$8D/VE and thereafter, you will enter the numbers of the slots they occupy, plus \$CO.

8D\D: QT CT Ct

Also, you should enter the following patch, which eliminates

834D: A9 4C 85 EB 4C El 93

Now, save this modified version of QUICKI/O by typing:

BSAVE QUICKI/O, A\$8DØØ, L\$8FØ

Use this version whenever you are using ADALAB together with a Z-8Ø softcard. If you move ADALAB to a different slot, remember to change QUICKI/O as described above.

